

DMC 60C51/31


CMOS SINGLE-COMPONENT 8-BIT MICROCOMPUTER

□ FEATURES


- 8 bit CPU optimized for control applications.
- Power control modes.
- Pin-to-pin compatible with intel's 80C51/80C31
- 60C51 Low power mask programmable ROM
- 60C31 Low power CPU only
- 64K Program Memory Space, Data Memory space
- 32 programmable I/O Lines.
- Two 16 Bit Timer/counters.
- High performance CMOS process.
- 5 interrupt sources.
- 2 Level Programmable serial port.
- 3.5 to 12MHz @ $5V \pm 20\%$

□ MAXIMUM RATINGS

- Ambient temperature under Bias ; $0^{\circ}\text{C} \sim +70^{\circ}\text{C}$
- Storage temperature ; $-65^{\circ}\text{C} \sim +150^{\circ}\text{C}$
- Voltage on any pin to Vss ; $-0.5\text{V} \sim V_{\text{cc}}+0.5\text{V}$
- Maximum I_{OL} per I/O pin ; 15mA
- Power dissipation ; 1Watt



□ BLOCK DIAGRAM




□ DESCRIPTION

The DAEWOO 60C31/60C51 is a high-performance micro controller fabricated with DAEWOO high-density CMOS technology. The DAEWOO CMOS technology combines the high speed and density characteristics of MOS with the low power attributes of CMOS.

The 60C51 contains a 4K×8 ROM, a 128×8 RAM, 32 I/O lines, two 16-bit counter/timers, a five-source, two-priority level nested interrupt structure, a serial I/O port for either multi-processor communication, I/O expansion or full duplex UART, and on-chip oscillator and clock circuits.

In addition, the device has two software selectable modes of power reduction idle mode and powerdown mode. The idle mode freezes the CPU while allowing the RAM, timers, serial port, and interrupt system to continue functioning.

□ PIN CONFIGURATION



□ PIN DESCRIPTION

Vcc : PIN 40(40DIP), PIN44(44PLCC)

Supply voltage during normal, Idle and Power down operations.

Vss : PIN20(40DIP), PIN22(44PCC)

Circuit ground.

Port 0 : PIN32~39(40DIP), PIN36~43(44PLCC)

Port 0 is an 8-bit open drain bi-directional I/O port. Port 0 pins that have 1's written to them float, and in that state can be used as high-impedance inputs.

Port 0 is also the multiplexed low-order address and data bus during accesses to external Program and Data memory.

In this application it uses strong internal pullups when emitting 1's

□ PIN DESCRIPTION (Continued)

Port 1 : PIN 1~8(40DIP), PIN2~9(44PLCC)

Port 1 is an 8-bit bidirectional I/O port with internal pullups.

Port 1 pins that have 1s written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, Port 1 pins that are externally being pulled low will source current because of the internal pullups.

Port 2 : PIN 21~28(40DIP), PIN24~31(44PLCC)

Port 2 is an 8-bit bidirectional I/O port with internal pullups. Port 2 pins that have 1's written to them are pulled high by the internal pullups, and in that state can be used as input. As inputs, Port 2 pins that are externally being pulled low will source current because of the internal pullups.

Port 2 emits the high-order address byte during fetches from external Program Memory and during accesses to external Data Memory that use 16-bit addresses(MOVX @ DPTR). In this application it uses strong internal pullups when emitting 1's. During accesses to external Data Memory that use 8-bit addresses(MOVX @ Ri), Port2 emits the contents of the P2 Special Function Register.

Port 3 : PIN 10~17(40DIP), PIN 13~19(44PLCC)

Port 3 is an 8-bit bidirectional I/O port with internal pullups. Port 3 pins that have 1s written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, Port 3 pins that are externally being pulled low will source current because of the pullups.

Port 3 also serves the function of various special feature of the MCS-51 Family, as listed below :

Port PIN	PIN NO.	Alternate Function
P 3.0	10	RxD(Serial input port)
P 3.1	11	TxD(Serial output port)
P 3.2	12	$\overline{\text{INT0}}$ (external interrupt 0)
P 3.3	13	$\overline{\text{INT1}}$ (external interrupt 1)
P 3.4	14	T0(Timer 0 external input)
P 3.5	15	T1(Timer 1 external input)
P 3.6	16	$\overline{\text{WR}}$ (external data memory write strobe)
P 3.7	17	$\overline{\text{RD}}$ (external data memory read strobe)

RST : PIN9(40DIP), PIN10(44PLCC)

Reset input. A high on this pin for two machine cycles while the oscillator is running resets the device.

An internal diffused resistor to Vss permits Power-On reset using only an external capacitor to Vcc.

□ PIN DESCRIPTION (Continued)

ALE : PIN30(40DIP), PIN33(44PLCC)

Address Latch Enable output pulse for latching the low byte of the address during accesses to external memory.

In normal operation ALE is emitted at a constant rate of 1/6 the oscillator frequency, and may be used for external timing or clocking purposes.

Note; however, that one ALE pulse is skipped during each access to external Data Memory.

If desired, ALE operation can be disabled by setting bit 0 of SFR location 8EH. With the bit set, ALE is active only during a MOVX instruction. Otherwise, the pin is weakly pulled high.

$\overline{\text{PSEN}}$: PIN29(40DIP), PIN32(44PLCC)

Program Store Enable is the read strobe to external Program Memory. When the 60C51 is executing code from external Program Memory, $\overline{\text{PSEN}}$ is activated twice each machine cycle, except that two $\overline{\text{PSEN}}$ activations are skipped during each access to external Data Memory. $\overline{\text{PSEN}}$ is not activated during fetches from internal program memory.

$\overline{\text{EA}}$: PIN31(40DIP), PIN35(44PLCC)

External Access enable. $\overline{\text{EA}}$ must be strapped to Vss in order to enable the device to fetch code from external Program Memory locations starting at 0000H up to FFFFH. If $\overline{\text{EA}}$ is strapped to Vcc the device executes from internal Program Memory unless the program counter contains an address greater than 0FFFH.

XTAL1 : PIN19(40DIP), PIN21(44PLCC)

Input to the inverting oscillator amplifier and input to the internal clock generator circuits.

NC : PIN1, 12, 23, 34(44PLCC)


Non connection pins.

PIN DESCRIPTION (Continued)

XTAL2 : PIN18(40DIP), PIN20(44PLCC)

Output from the inverting oscillator amplifier

- Crystal Oscillator



IDLE MODE

In the Idle mode, the CPU puts itself to sleep while all the on chip peripherals stay active. The instruction that invokes the Idle mode is the last instruction executed in the normal operating mode before Idle mode is activated.

The content of the on-chip RAM and all the Special Function Registers remain intact during this mode. The Idle mode can be terminated either by any enabled interrupt, at which time the process is picked up at the interrupt service routine and continued, or by a hardware reset which starts the processor the same as a power on reset.

POWER DOWN MODE

In the Power Down mode the oscillator is stopped, and the instruction that invokes Power Down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values until the Power Down mode is terminated.

The only exit from Power Down is a hardware reset. Reset redefines the SFRs but does not change the on-chip RAM. The reset should not be activated before Vcc is restored to its normal operating level and must be held active long enough to allow the oscillator to restart and stabilize.

DMC 60C51/31

□ POWER DOWN MODE (Continued)

The control bits for the reduced power modes are in the Special Function Register PCON.

Table. Status of the external pins during Idle and Power Down modes.

Mode	Program Memory	ALE	$\overline{\text{PSEN}}$	RORT 0	PORT 1	PORT 2	PORT 3
Idle	Internal	1	1	Data	Data	Data	Data
Idle	External	1	1	Float	Data	Address	Data
Power Down	Internal	0	0	Data	Data	Data	Data
Power Down	External	0	0	Float	Data	Data	Data

□ ELECTRICAL CHARACTERISTICS (DC)

($T_a = 0^\circ\text{C} \sim 70^\circ\text{C}$ or $-40^\circ\text{C} \sim 85^\circ\text{C}$, $V_{cc} = 5V \pm 20\%$, $V_{ss} = 0V$)

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
V_{IL}	Input low voltage, except $\overline{\text{EA}}$		-0.5		$0.2V_{cc} - 0.1$	V
V_{IL1}	Input low voltage to $\overline{\text{EA}}$		0		$0.2V_{cc} - 0.3$	V
V_{IH}	Input high voltage, except XTAL1, RST		$0.2V_{cc} + 0.9$		$V_{cc} + 0.5$	V
V_{IH1}	Input high voltage to XTAL1, RST		$0.7V_{cc}$		$V_{cc} + 0.5$	V
V_{OL}	Output low voltage to ports 1, 2, 3	$I_{OL} = 1.6\text{mA}$			0.45	V
V_{OL1}	Output low voltage to port 0, ALE, $\overline{\text{PSEN}}$	$I_{OL} = 3.2\text{mA}$			0.45	V
V_{OH}	Output high voltage to ports 1, 2, 3, ALE, $\overline{\text{PSEN}}$	$I_{OH} = -60\mu\text{A}$	2.4			V
		$I_{OH} = -25\mu\text{A}$	$0.75V_{cc}$			V
		$I_{OH} = -10\mu\text{A}$	$0.9V_{cc}$			V
V_{OH1}	Output high voltage (port 0 in external bus mode)	$I_{OH} = -800\mu\text{A}$	2.4			V
		$I_{OH} = -300\mu\text{A}$	$0.75V_{cc}$			V
		$I_{OH} = -80\mu\text{A}$	$0.9V_{cc}$			V
I_{IL}	Logical 0 input current to ports 1, 2, 3	$V_{IN} = 0.45V$			-50	μA
I_{TL}	Logical 1-to-0 transition current to ports 1, 2, 3	$V_{IN} = 2V$			-650	μA
I_{LI}	Input leakage current to port 0, $\overline{\text{EA}}$	$0.45 < V_{IN} < V_{CC}$			± 10	μA
I_{CC}	Power supply current	See note 1				
	Active mode @ 12MHz			11	20	mA
	Idle mode @ 12MHz			1.7	5	mA
	Power-down mode			5	50	μA
R_{RST}	Internal reset pull-down resistor		50		150	kohm
C_{I0}	Pin capacitance				10	pF

Note : 1. See figure 8 through 11 for I_{CC} test conditions. Minimum V_{cc} for Power Down is 2V.



DMC 60C51/31

□ ELECTRICAL CHARACTERISTICS(AC)





($T_s=0^{\circ}\text{C}$ or $-40^{\circ}\text{C}\sim 85^{\circ}\text{C}$, $V_{cc}=5\text{V}\pm 20\%$, $V_{ss}=0\text{V}$)

SYMBOL	FIGURE	PARAMETER	12MHz CLOCK		VARIABLE CLOCK		UNIT
			MIN	MAX	MIN	MAX	
$1/t_{\text{O.A.}}$		Oscillator frequency : Speed Versions 60C31/51			3.5	12	MHz
t_{LHL}	1	ALE pulse width	127		$2t_{\text{O.A.}}-40$		ns
t_{AVL}	1	Address valid to ALE low	28		$t_{\text{O.A.}}-55$		ns
t_{LLAX}	1	Address hold after ALE low	48		$t_{\text{O.A.}}-35$		ns
t_{LLV}	1	ALE low to valid instruction in		234		$4t_{\text{O.A.}}-100$	ns
t_{LLPL}	1	ALE low to PSEN low	43		$t_{\text{O.A.}}-40$		ns
t_{PLPH}	1	PSEN pulse width	205		$3t_{\text{O.A.}}-45$		ns
t_{PLV}	1	PSEN low to valid instruction in		145		$3t_{\text{O.A.}}-105$	ns
t_{PDX}	1	Input instruction hold after PSEN	0		0		ns
t_{PDX}	1	Input instruction float after PSEN		59		$t_{\text{O.A.}}-25$	ns
t_{AVV}	1	Address to valid instruction in		312		$5t_{\text{O.A.}}-105$	ns
t_{PLAZ}	1	PSEN low to address float		10		10	ns
Data Memory							
t_{PLPH}	2, 3	RD pulse width	400		$6t_{\text{O.A.}}-100$		ns
t_{WLWH}	2, 3	WR pulse width	400		$6t_{\text{O.A.}}-100$		ns
t_{FLDV}	2, 3	RD low to valid data in		252		$5t_{\text{O.A.}}-165$	ns
t_{RDX}	2, 3	Data hold after RD	0		0		ns
t_{RDX}	2, 3	Data float after RD		97		$2t_{\text{O.A.}}-70$	ns
t_{LLDV}	2, 3	ALE low to valid data in		517		$8t_{\text{O.A.}}-150$	ns
t_{AVDV}	2, 3	Address to valid data in		585		$9t_{\text{O.A.}}-165$	ns
t_{LLWL}	2, 3	ALE low to RD or WR low	200	300	$3t_{\text{O.A.}}-50$	$3t_{\text{O.A.}}+50$	ns
t_{AVWL}	2, 3	Address valid to WR low or RD low	203		$4t_{\text{O.A.}}-130$		ns
t_{QWX}	2, 3	Data valid to WR transition	23		$t_{\text{O.A.}}-60$		ns
t_{WHDX}	2, 3	Data hold after WR	33		$t_{\text{O.A.}}-50$		ns
t_{PLAZ}	2, 3	RD low to address float		0		0	ns
t_{WLH}	2, 3	RD or WR high to ALE high	43	123	$t_{\text{O.A.}}-40$	$t_{\text{O.A.}}+40$	ns
External Clock							
t_{CHX}	4	High time	20		20		ns
t_{CLX}	4	Low time	20		20		ns
t_{CLOH}	4	Rise time		20		20	ns
t_{CHL}	4	Fall time		20		20	ns

□ TIMING DIAGRAM



□ TIMING DIAGRAM (Continued)



□ TIMING DIAGRAM (Continued)






Figure 7. I_{CC} vs. FREQ
Valid only within frequency specifications of the device under test



□ TIMING DIAGRAM (Continued)

