

**Dual and Window 8ns High-Speed Comparators** 

### **Features**

- 8ns typ. propagation delay
- 5V to 12V input supply
- +2.7V to +5V output supply
- True-to-ground input
- Rail-to-rail outputs
- · Active low latch
- Single available (EL5181C)
- Quad available (EL5481C & EL5482C)
- Pin-compatible 4ns family available (EL5x85C, EL5287C & EL5486C)

### **Applications**

- · Threshold detection
- High speed sampling circuits
- · High speed triggers
- · Line receivers
- PWM circuits
- High speed V/F converters

### **Ordering Information**

Part No.	Package	Tape & Reel	Outline #
EL5283CY	10-Pin MSOP	-	MDP0043
EL5283CY-T13	10-Pin MSOP	13"	MDP0043

### **General Description**

The EL5283C comparator is designed for operation in single supply and dual supply applications with 5V to 12V between  $V_S^+$  and  $V_S^-$ . For single supplies, the inputs can operate from 0.1V below ground for use in ground-sensing applications.


The output side of the comparators can be supplied from a single supply of 2.7V to 5V. The rail-to-rail output swing enables direct connection of the comparator to both CMOS and TTL logic circuits.

The latch input of the EL5283C can be used to hold the comparator output value by applying a low logic level to the pin.

The EL5283C contains two comparators set up as a window comparator. A single input is compared with a high and low reference. When the output goes beyond one of these reference signals, the relevant output goes high.

The EL5283C in the 10-pin MSOP package and is specified for operation over the full -40°C to +85°C temperature range. Also available are a single (EL5181C) and quad versions (EL5481C and EL5482C).

### **Pin Configurations**



Note: All information contained in this data sheet has been carefully checked and is believed to be accurate as of the date of publication; however, this data sheet cannot be a "controlled document". Current revisions, if any, to these specifications are maintained at the factory and are available upon your request. We recommend checking the revision level before finalization of your design documentation.

Dual and Window 8ns High-Speed Comparators

### Absolute Maximum Ratings (TA = 25°C)

Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

Analog Supply Voltage ( $V_S$ + to  $V_S$ -) Digital Supply Voltage ( $V_{SD}$  to GND)

 $\label{eq:control_of_state} Differential\ Input\ Voltage \qquad \qquad [(V_{S^-})\ \text{-}0.2V]\ to\ [(V_{S^+})\ \text{+}0.2V]$ 

#### Important Note:

All parameters having Min/Max specifications are guaranteed. Typ values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore:  $T_J = T_C = T_A$ .

+13.2V


+7V

### **Electrical Characteristics**


 $V_S=\pm 5V,\,V_{SD}=5V,\,R_L=2.3k\Omega,\,C_L=15pF,\,T_A=25^{\circ}C,\,unless\,\,otherwise\,\,specified.$ 

Parameter	Description	Condition	Min	Тур	Max	Unit
Input			•	•		
V <sub>OS</sub>	Input Offset Voltage	$V_{CM} = 0V, V_{O} = 2.5V$		1	4	mV
I <sub>B</sub>	Input Bias Current		-6	-3.5		μΑ
C <sub>IN</sub>	Input Capacitance			5		pF
I <sub>OS</sub>	Input Offset Current	$V_{CM} = 0V, V_{O} = 2.5V$	-2.5	0.5	2.5	μΑ
V <sub>CM</sub>	Input Voltage Range		(V <sub>S</sub> -) - 0.1		$(V_S^+)$ - 2.25	V
CMRR	Common-mode Rejection Ratio	$-5.1V < V_{CM} < +2.75V$	65	90		dB
Output				•		
V <sub>OH</sub>	Output High Voltage	$V_{IN} > 250 \text{mV}$	V <sub>SD</sub> - 0.6	V <sub>SD</sub> - 0.4		V
V <sub>OL</sub>	Output Low Voltage	$V_{IN} > 250 \text{mV}$		GND + 0.25	GND + 0.5	V
Dynamic Per	formance		•	•		
t <sub>pd</sub> +	Positive Going Delay Time	$V_{IN} = 1V_{P-P}, V_{OD} = 50mV$		8	12	ns
t <sub>pd</sub> -	Negative Going Delay Time	$V_{IN} = 1V_{P-P}, V_{OD} = 50mV$		8	12	ns
Supply				•		
I <sub>S</sub> +	Positive Analog Supply Current	(per comparator)		7	8.2	mA
I <sub>S</sub> -	Negative Analog Supply Current	(per comparator)		5	6.5	mA
$I_{SD}$	Digital Supply Current	(per comparator) All inputs high		4	5	mA
		(per comparator) All inputs low		0.75	1	mA
PSRR	Power Supply Rejection Ratio		60	80		dB


Dual and Window 8ns High-Speed Comparators



Dual and Window 8ns High-Speed Comparators




Dual and Window 8ns High-Speed Comparators



# EL5283C - Preliminary Dual and Window 8ns High-Speed Comparators

### **Timing Diagram**



### **Definition of Terms**

Terms	Definition			
V <sub>OS</sub>	Input Offset Voltage - Voltage applied between the two input terminals to obtain CMOS logic threshold at the output			
V <sub>IN</sub>	Input Voltage Pulse Amplitude - Usually set to 100mV for comparator specifications			
$V_{\mathrm{OD}}$	Input Voltage Overdrive - Usually set to 5mV and in opposite polarity to VIN for comparator specifications			
t <sub>pd</sub> +	Input to Output High Delay - The propagation delay measured from the time the input signal crosses the input offset voltage to the CMOS logic threshold of an output low to high transition			
t <sub>pd</sub> -	Input to Output Low Delay - The propagation delay measured from the time the input signal crosses the input offset voltage to the CMOS logic threshold of an output high to low transition			
$t_d$ +	Latch Disable to Output High Delay - The propagation delay measured from the latch signal crossing the CMOS threshold in a low to high transition to the point of the output crossing CMOS threshold in a low to high transition			
t <sub>d</sub> -	Latch Disable to Output Low Delay - The propagation delay measured from the latch signal crossing the CMOS threshold in a low to high transition to the point of the output crossing CMOS threshold in a high to low transition			
$t_s$	Minimum Setup Time - The minimum time before the negative transition of the latch signal that an input signal change must be present in order to be acquired and held at the outputs			
t <sub>h</sub>	Minimum Hold Time - The minimum time after the negative transition of the latch signal that an input signal must remain unchanged in order to be acquired and held at the output			
$t_{pw}(D)$	Minimum Latch Disable Pulse Width - The minimum time that the latch signal must remain high in order to acquire and hold an input signal change			

Dual and Window 8ns High-Speed Comparators

### **Pin Descriptions**

Pin Number	Pin Name	Function	Equivalent Circuit
1	VS+	Positive supply voltage	
2	VREFH	Upper voltage reference	VREF IN VS-
3	IN	Input	(Reference Circuit 4)
4	VREFL	Lower voltage reference	(Reference Circuit 4)
5	VS-	Negative supply voltage	
6	GDN	Digital ground	
7	OUTL	Low output	(Reference Circuit 2)
8	LATCH	Latch	(Reference Circuit 3)
9	OUTH	High output	(Reference Circuit 2)
10	VSD	Digital supply voltage	

### **Applications Information**

#### Power Supplies and Circuit Layout

The EL5283C comparator operates with single and dual supply with 5V to 12V between V<sub>S</sub>+ and V<sub>S</sub>-. The output side of the comparators is supplied by a single supply from 2.7V to 5V. The rail to rail output swing enables direct connection of the comparator to both CMOS and TTL logic circuits. As with many high speed devices, the supplies must be well bypassed. Elantec recommends a 4.7µF tantalum in parallel with a 0.1µF ceramic. These should be placed as close as possible to the supply pins. Keep all leads short to reduce stray capacitance and lead inductance. This will also minimize unwanted parasitic feedback around the comparator. The device should be soldered directly to the PC board instead of using a socket. Use a PC board with a good, unbroken low inductance ground plane. Good ground plane construction techniques enhance stability of the comparators.

#### **Input Voltage Considerations**

The EL5283C input range is specified from 0.1V below Vs- to 2.25V below Vs+. The criterion for the input limit is that the output still responds correctly to a small differential input signal. The differential input stage is a pair of PNP transistors, therefore, the input bias current flows out of the device. When either input signal falls below the negative input voltage limit, the parasitic PN junction formed by the substrate and the base of the PNP will turn on, resulting in a significant increase of input bias current. If one of the inputs goes above the positive input voltage limit, the output will still maintain the correct logic level as long as the other input stays within the input range. However, the propagation delay will increase. When both inputs are outside the input voltage range, the output becomes unpredictable. Large differential voltages greater than the supply voltage should be avoided to prevent damages to the input stage. Inputs of unused channels should not be left floating. They should be driven to a known state. For example, one input can

Dual and Window 8ns High-Speed Comparators

be tied to ground and the other input can be connected to some voltage reference (like  $\pm 100 mV$ ) to avoid oscillation in the output due to unwanted output to input feedback.

### **Input Slew Rate**

Most high speed comparators oscillate when the voltage of one of the inputs is close to or equal to the voltage on the other input due to noise or undesirable feedback. For clean output waveform, the input must meet certain minimum slew rate requirements. In some applications, it may be helpful to apply some positive feedback (hysteresis) between the output and the positive input. The hysteresis effectively causes one comparator's input voltage to move quickly past the other, thus taking the input out of the region where oscillation occurs. For the EL5283C, the propagation delay increases when the input slew rate increases for low overdrive voltages. With high overdrive voltages, the propagation delay does not change much with the input slew rate.

### **Latch Pin Dynamics**

The EL5283C contains a "transparent" latch for each channel. The latch pin is designed to be driven with either a TTL or CMOS output. When the latch is connected to a logic high level or left floating, the comparator is transparent and immediately responds to the changes at the input terminals. When the latch is switched to a logic low level, the comparator output latches remains latched to its value just before the latch high-to-low transition. To guarantee data retention, the input signal must remain the same state at least 1ns (hold time) after the latch goes low and at least 2ns (setup time) before the latch goes low. When the latch goes high, the new data will appear at the output in approximately 8ns (latch propagation delay).

### **Power Dissipation**

When switching at high speeds, the comparator's drive capability is limited by the rise in junction temperature caused by the internal power dissipation. For reliable operation, the junction temperature must be kept below  $T_{\rm JMAX}$  (125°C).

An approximate equation for the device power dissipation is as follows. Assume the power dissipation in the load is very small:

$$P_{DISS} = (V_S \times I_S + V_{SD} \times I_{SD}) \times N$$

where:

V<sub>S</sub> is the analog supply voltage from V<sub>S</sub>+ to V<sub>S</sub>-

Is is the analog quiescent supply current per comparator

V<sub>SD</sub> is the digital supply voltage from V<sub>SD</sub> to ground

I<sub>SD</sub> is the digital supply current per comparator

N is the number of comparators in the package

I<sub>SD</sub> strongly depends on the input switching frequency. Please refer to the performance curve to choose the input driving frequency. Having obtained the power dissipation, the maximum junction temperature can be determined as follows:

$$T_{JMAX} = T_{MAX} + \Theta_{JA} \times P_{DISS}$$


where:

T<sub>MAX</sub> is the maximum ambient temperature

 $\theta_{IA}$  is the thermal resistance of the package

### **Window Detector**

If  $V_{IN}$  is in the range of  $V_{REFL} < V_{IN} < V_{REFH}$ , both outputs go high and the input in range is high. If  $V_{IN}$  is out of the range set by  $V_{REFH}$  and  $V_{REFL}$ , the input in range is low.



Dual and Window 8ns High-Speed Comparators

### **General Disclaimer**

Specifications contained in this data sheet are in effect as of the publication date shown. Elantec, Inc. reserves the right to make changes in the circuitry or specifications contained herein at any time without notice. Elantec, Inc. assumes no responsibility for the use of any circuits described herein and makes no representations that they are free from patent infringement.



### Elantec Semiconductor, Inc.

675 Trade Zone Blvd. Milpitas, CA 95035

Telephone: (408) 945-1323 (888) ELANTEC

Fax: (408) 945-9305

European Office: +44-118-977-6020 Japan Technical Center: +81-45-682-5820

### **WARNING - Life Support Policy**

Elantec, Inc. products are not authorized for and should not be used within Life Support Systems without the specific written consent of Elantec, Inc. Life Support systems are equipment intended to support or sustain life and whose failure to perform when properly used in accordance with instructions provided can be reasonably expected to result in significant personal injury or death. Users contemplating application of Elantec, Inc. Products in Life Support Systems are requested to contact Elantec, Inc. factory headquarters to establish suitable terms & conditions for these applications. Elantec, Inc.'s warranty is limited to replacement of defective components and does not cover injury to persons or property or other consequential damages.