## Features

- 3 ns A-B switching
- 300 MHz bandwidth
- Fixed gain of 2, for cable driving
- > $650 \mathrm{~V} / \mu$ s slew rate
- TTL/CMOS compatible switch


## Applications

- RGB multiplexing
- Picture-in-picture
- Cable driving
- HDTV processing
- Switched gain amplifiers
- ADC input multiplexer


## Ordering Information

| Part No. | Temp. Range | Package | Outline \# |
| :---: | :---: | :---: | :---: |
| EL4332CS | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | SO16 | MDP0027 |

## Demo Board

A demo PCB is available for this product. Request "EL4332/1 Demo Board.'

## General Description

The EL4332C is a triple very high speed 2:1 Multiplexer-Amplifier. It is intended primarily for component video multiplexing and is especially suited for pixel switching. The amplifiers have their gain set to 2 internally, which reduces the need for many external components. The gain-of-2 facilitates driving back terminated cables. All three amplifiers are switched simultaneously from their A to B inputs by the TTL/CMOS compatible, common A/B control pin.

A -3 dB bandwidth of 300 MHz together with 3 ns multiplexing time enable the full performance of the fastest component video systems to be realized.

The EL4332C runs from standard $\pm 5 \mathrm{~V}$ supplies, and is available in the narrow 16-pin small outline package.

## Connection Diagrams



## EL4332C

Triple 2:1 300 MHz Mux-Amp AV =2

## Absolute Maximum Ratings $\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$

$\mathrm{V}_{\mathrm{CC}}$ to $\mathrm{V}_{\mathrm{EE}} \quad 14 \mathrm{~V}$
$V_{C C}$ to any GND
$\mathrm{V}_{\text {EE }}$ to any GND
Continuous Output Current
Any Input

## Important Note:

All parameters having Min/Max specifications are guaranteed. The Test Level column indicates the specific device testing actually performed during production and Quality inspection. Elantec performs most electrical tests using modern high-speed automatic test equipment, specifically the LTX77 Series system. Unless otherwise noted, all tests are pulsed tests, therefor $\mathbf{T}_{J}=\mathbf{T}_{\mathbf{C}}=\mathbf{T}_{\mathbf{A}}$.

| Test Level | Test Procedure |
| :---: | :--- |
| I | $100 \%$ production tested and QA sample tested per QA test plan QCX0002. |
| II | $100 \%$ production tested at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and QA sample tested at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{T}_{\mathrm{MAX}}$ and $\mathrm{T}_{\text {MIN per QA test plan QCX0002. }}$ |
| III | QA sample tested per QA test plan QCX0002. |
| IV | Parameter is guaranteed (but not tested) by Design and Characterization Data. |
| V | Parameter is typical value at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ for information purposes only. |

## DC Electrical Characteristics

$\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}, \mathrm{~V}_{\text {EE }}=-5 \mathrm{~V}$, Temperature $=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=\mathrm{x}$

| Parameter | Description | Min | Typ | Max | Test Level | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vos | Input Referred Offset Voltage |  | 8 | 20 | II | mV |
| $\mathrm{dV}_{\text {OS }}$ | Input Referred Offset Voltage Delta ${ }^{[1]}$ |  | 2 | 8 | II | mV |
| $\mathrm{R}_{\text {IN }}$ | Input Resistance |  | 30 |  | V | $\mathrm{k} \Omega$ |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current |  | -7 | -30 | II | $\mu \mathrm{A}$ |
| $\mathrm{dI}_{\mathrm{B}}$ | Input Bias Current Delta ${ }^{[1]}$ |  | 0.5 | 4.0 | II | $\mu \mathrm{A}$ |
| $\mathrm{A}_{V}$ | Gain | 1.94 | 2.00 | 2.06 | II | V/V |
| $\mathrm{dA}_{\mathrm{V}}$ | Gain Delta ${ }^{[1]}$ |  | 0.5 | 2.5 | II | \% |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  | 3.3 |  | V | pF |
| PSRR | Power Supply Rejection Ratio | 50 | 70 |  | II | dB |
| $\mathrm{V}_{\mathrm{O}}$ | Output Voltage Swing into $500 \Omega$ load | $\pm 2.7$ | $\pm 3.6$ |  | II | V |
|  | Output Voltage Swing into $150 \Omega$ load |  | +3/-2.7 |  | V | V |
| Iout | Current Output, Measured with 75W Load ${ }^{[2]}$ | 30 | 40 |  | II | mA |
| $\mathrm{Xtalk}_{\text {AB }}$ | Crosstalk from Non-selected Input (at DC) | -70 | -100 |  | III | dB |
| Xtalk ${ }_{\text {Ch-CH }}$ | Crosstalk from one Amplifier to another Amplifier | -70 | -100 |  | V | dB |
| $\mathrm{V}_{\text {IH }}$ | Input Logic High Level | 2.0 |  |  | II | V |
| $\mathrm{V}_{\text {IL }}$ | Input Logic Low Level |  |  | 0.8 | II | V |
| $\mathrm{I}_{\text {IL }}$ | Logic Low Input Current ( $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ ) | -0.3 | -40 | -80 | II | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{IH}}$ | Logic High Input Current ( $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ ) | -3 | 0 | 3 | II | $\mu \mathrm{A}$ |
| IS | Total Supply Current | 38 | 48 | 60 | II | mA |

1. Each channel's A-input to its B-input.
2. There is no short circuit protection on any output.

## AC Electrical Characteristics

$\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}, \mathrm{~V}_{\text {EE }}=-5 \mathrm{~V}$, Temperature $=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=150 \Omega, \mathrm{C}_{\mathrm{L}}=3 \mathrm{pF}$.

| Parameter |  | Description | Min | Typ | Max | Test Level | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BW |  | -3 dB Bandwidth |  | 300 |  | V | MHz |
| BW 0.1dB |  | $\pm 0.1 \mathrm{~dB}$ Bandwidth |  | 105 |  | V | MHz |
| DG |  | Differential Gain at 3.58 MHz |  | 0.04 |  | V | \% |
| DP |  | Differential Phase at 3.58 MHz |  | 0.08 |  | V | 。 |
| Pkg |  | Peaking with Nominal Load |  | 0.2 |  | V | dB |
| SR |  | Slew Rate (4V Square Wave, Measured $25 \%-75 \%$ ) |  | 650 |  | V | V/ $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {s }}$ |  | Settling Time to $0.1 \%$ of Final Value |  | 13 |  | V | ns |
| TSW |  | Time to Switch Inputs |  | 3 |  | V | ns |
| OS |  | Overshoot, $\mathrm{V}_{\text {OuT }}=4 \mathrm{~V}_{\text {P-P }}$ |  | 8 |  | V | \% |
| Isoab | 10M | Input to Input Isolation at 10 MHz |  | 60 |  | V | dB |
|  | 100M | Input to Input Isolation at 100 MHz |  | 40 |  | V | dB |
| Isoch-ch | 10M | Channel to Channel Isolation at 10 MHz |  | 61 |  | V | dB |
|  | 100M | Channel to Channel Isolation at 100 MHz |  | 50 |  | V | dB |

## Pin Descriptions

| Pin Name | Function |
| :--- | :--- |
| A1, A2, A3 | "A" inputs to amplifiers 1, 2 and 3 respectively |
| B1, B2, B3 | "B" inputs to amplifiers 1, 2 and 3 respectively |
| GND1, GND2, GND3 | These are the individual ground pins for each channel. |
| Out1, Out2, Out3 | Amplifier outputs. Note: there is no short circuit protection on any output. |
| $\mathrm{V}_{\mathrm{CC}}$ | Positive power supply. Typically +5V. |
| $\mathrm{V}_{\mathrm{EE}}$ | Negative power supply. Typically -5 V. |
| A/B | Common input select pin, a logic high selects the "A" inputs, logic low selects the "B" inputs. CMOS/TTL compatible. |

## Burn In Schematic



## Typical Performance Curves





Channel A/B Switching Delay




Frequency Response with Capacitive



Bandwidth vs Die Temperature


Input Voltage Noise over Frequency


Channel-Channel Isolation




A-Input to B-Input Isolation




Maximum Power Dissipation


## Applications

Figure 1 shows a typical use for the EL4332C. The circuit is a component video ( $\mathrm{R}, \mathrm{G}, \mathrm{B}$ or $\mathrm{Y}, \mathrm{U}, \mathrm{V}$ ) multiplexer. Since the gain of the internal amplifiers has been set to 2 , the only extra components needed are the
supply decoupling capacitors and the back terminating resistors, if transmission lines are to be driven. The EL4332 can drive backmatched $50 \Omega$ or $75 \Omega$ loads.


Figure 1. Typical Connection for a 2:1 Component Video Multiplexer

## Grounds

It will be noticed that each mux-amp channel has its own separate ground pin. These ground pins have been kept separate to keep the channel separation inside the chip as large as possible. The feedback resistors use these ground pins as their reference. The resistors total $400 \Omega$, so there is a significant signal current flowing from these pins to ground.
The ground pins should all be connected together, to a ground plane underneath the chip. 1 oz . copper for the ground plane is highly recommended.

Further notes and recommended practices for high speed printed circuit board layout can be found in the tutorials in the Elantec databooks.

## Supplies

Supply bypassing should be as physically near the power pins as possible. Chip capacitors should be used to minimize lead inductance. Note that larger values of capacitor tend to have larger internal inductances. So when designing for 3 transmission lines or similar moderate loads, a $0.1 \mu \mathrm{~F}$ ceramic capacitor right next to the power pin in parallel with a $22 \mu \mathrm{~F}$ tantalum capacitor placed as close to the $0.1 \mu \mathrm{~F}$ is recommended. For lighter loadings, or if not all the channels are being used, a single $4.7 \mu \mathrm{~F}$ capacitor has been found quite adequate.
Note that component video signals do tend to have a high level of signal correlation. This is especially true if the video signal has been derived from 3 synchronously clocked DACs. This corresponds to all three channels drawing large slew currents simultaneously from the supplies. Thus, proper bypassing is critical.

## Logic Inputs

The A/B select, logic input, is internally referenced to ground. It is set at 2 diode drops above ground, to give a threshold of about 1.4 V (see Figure 2). The PNP input transistor requires that the driving gate be able to sink
current, typically < $30 \mu \mathrm{~A}$, for a logic "low". If left to float, it will be a logic "high".


Figure 2. Simplified Logic Input Stage

The input PNP transistors have sufficient gain that a simple level shift circuit (see Figure 3) can be used to provide a simple interface with Emitter Coupled Logic. Typically, 200 mV is enough to switch from a solid logic "low" to a "high."


Figure 3. Adapting the Select Pin for ECL Logic Levels

The capacitor Cff is only in the network to prevent the A/B pin's capacitance from slowing the control signal. The network shown level shifts the ECL levels, -0.7 V to -1.5 V to +1.6 V and +1.1 V respectively. The terminating resistor, Rtt, is required since the open emitter of the ECL gate can not sink current. If a -2 V rail is not being
used, a $220 \Omega$ to $330 \Omega$ resistor to the -5.2 V rail would have the same effect.

## Expanding the Multiplexer

In Figure 4, a 3:1 multiplexer circuit is shown. The expansion to more inputs is very straight forward. Since the EL4332C has a fixed gain of 2, interstage attenuators may be required as shown in Figure 3. The truth table for the 3:1 multiplexer select lines is:

| $\mathbf{X}$ | $\mathbf{Y}$ | Mux Output |
| :---: | :---: | :---: |
| 0 | 0 | R3, G3, B3 |
| 0 | 1 | R2, G2, B2 |
| 1 | X | R1, G1, B1 |

When interstage attenuators are used, the values should be kept down in the region of $50 \Omega-300 \Omega$. This is to prevent a combination of circuit board stray capacitance and the EL4332C's input capacitance forming a significant pole. For example, if instead of $100 \Omega$ as shown, resistors of $1 \mathrm{k} \Omega$ had been used, and assuming 3 pF of stray and 3 pF of input capacitance, a pole would be formed at about 53 MHz .


Figure 4. Typical Connection for a 3:1 Component Video Multiplexer

## EL4332C

Triple 2:1 300 MHz Mux-Amp AV =2

## A Bandwidth Selectable Circuit

In Figure 5, a circuit is shown that allows three signals to be either low pass filtered or full bandwidth.
This could be useful where an input signal is frequently noisy. The component values shown
give a Butterworth LPF response, with a -3 dB frequency of 50 MHz . Note again, the resistor values are low, so that stray capacitance does not affect the desired cut-off frequency.


Figure 5. Switched 50 MHz Low Pass Filter for High/Low Resolution Monitors

## EL4332 Macromodel

* EL4332 Macromodel
* Revision A, April 1996

*Applications Hints. The EL4332 has two $\mathrm{V}_{\mathrm{CC}}$ pins, one $\mathrm{V}_{\mathrm{EE}} \mathrm{pin}$, and three ground
*pins. The $V_{C C}$ pins (pins 14 and 15 are internally shorted together in the model, *but the ground pins (GND1, GND2, and GND3 (nodes 2, 7, and 10, respectively)
*must be connected to ground (node 0) using a le-6W resistor. Alternatively,
* nodes 2,7 , and 10 may be connected to ground through a $25 \Omega$ resistor in parallel
* with a 4 nH inductor to simulate package and PCB parasitics.

* Connections:
* OUT1



## * OUT3



Rshort 1415 le-12
rshort1 150100 Meg
Isw 141101.5 mA
vref 11101.6 V
$\begin{array}{lllll}q 1 & 101 & 16 & 110\end{array}$ qp
q2 102111110 qp
R1 10113500
R2 10213500

```
Rd1 107 0 100
```

Esw 1070 table $\{\operatorname{v}(102,101) * 100\}(0,0)(1,1)$
*
************Amplifier \#1 *************
q131 1033112 qp
$\begin{array}{llll}q 141 & 104 & 114 & 113\end{array} \mathrm{qp}$
q151 1054115 qp
$\begin{array}{lllll}q 161 & 106 & 117 & 116\end{array} \mathrm{qp}$
Ia11 141121 mA
$\begin{array}{lllll}\text { Ia21 } & 14 & 113 & 1\end{array} \mathrm{~mA}$
$\begin{array}{llll}\text { Ib11 } & 14 & 115 & 1\end{array} \mathrm{~mA}$
$\begin{array}{lllll}\text { Ib21 } & 14 & 116 & 1\end{array} \mathrm{~mA}$
$\begin{array}{llll}\text { Rgal } & 112 & 113 & 275\end{array}$
Rgb1 115116275
R31 10313275
$\begin{array}{lllll}R 41 & 104 & 13 & 275\end{array}$
$\begin{array}{llll}R 51 & 105 & 13 & 275\end{array}$
R61 10613275
$\begin{array}{llll}R 71 & 1 & 114 & 400\end{array}$

```
R81 114 2 400
R911 117 400
R110 117 2 400
Ediff1 108 0 value {(v(104,103)*v(107))+(v(106,105)*(1-v(107)))}
rdiff1 108 0 1K
*Compensation Section
*
ga1 0 134 108 0 1m
rh1 134 0 5 Meg
cc1 134 0 0.6 pF
*
*Poles
*
ep1 141 0 134 0 1.0
rpa1 141 142 200
cpa1 142 0 0.75 pF
rpb1 142 143 200
cpb1 143 0 0.75 pF
*
*Output Stage
i011 15 150 1.0 mA
i021 151 13 1.0 mA
q71 13 143 150 qp
q81 15 143 151 qn
q91 15 150 152 qn
q101 13 151 153 qp
ros11 152 1 2
ros21 153 1 2
*
************Amplifier #2***********
q231 203 6 212 qp
q241 204 214 213 qp
q251 205 5 215 qp
q261 206 217 216 qp
Ia12 14 212 1 mA
Ia22 14 14 213 1 mA
Ib12 14 215 1 mA
Ib22 14 216 1 mA
Rga2 212 213 275
Rgb2 215 216 275
R231 203 13 275
R241 204 13 275
R251 205 13 275
R261 206 13 275
R271 8 214 400
R281 214 7 400
R291 8 217 400
R210 217 7 400
Ediff2 208 0 value {(v(204,203)*v(107))+(v(206,205)*(1-v(107)))}
rdiff2 208 0 1K
* Compensation Section
ga2 0 234 208 0 1m
rh2 234 0 5 Meg
cc2 234 0 0.6 pF
*
* Poles
ep2 241 0 234 0 1.0
rpa2 241 242 200
cpa2 242 0 0.75 pF
```

```
rpb2 242 243 200
cpb2 243 0 0.75 pF
*
*Output Stage
*
i0 12 15 250 1.0 mA
i022 251 13 1.0 mA
q271 13 243 250 qp
q281 15 243 251 qn
q291 15 250 252 qn
q201 13 251 253 qp
ros12 252 8 2
ros22 253 8 2
*
************Amplifier #3 ************
q331 303 12 312 qp
q341 304 314 313 qp
```



```
q361 306 317 316 qp
Ia13 14 312 1 mA
Ia23 14 14, 313 1 mA
Ib13 14 1415}101\textrm{mA
Ib23 14 316 1 mA
Rga3 312 313 275
Rgb3 315 316 275
R331 303 13 275
R341 304 13 275
R351 305 13 275
R361 306 13 275
R371 9 314 400
R381 314 10 400
R391 9 317 400
R310 317 10 400
Ediff3 308 0 value {( v(304,303)* (v(107))+(v(306,305)*(1-v(107)))}
rdiff3 308 0 1K
*
* Compensation
*
ga3 0 334 308 01m
rh3 334 0 5 Meg
cc3 334 0 0.6 pF
*
* Poles
ep3 341 0 3340 1.0
rpa3 341 342 200
cpa3 342 0 0.75 pF
rpb3 342 343 200
cpb3 343 0 0.75 pF
*
* Output Stage
*
i013 15 350 1.0 mA
i023 351 13 1.0 mA
q371 13 343 350 qp
q381 15 343 351 qn
q391 15 350 352 qn
q301 13 351 353 qp
ros13 352 9 2
ros23 353 9 2
*
* Power Supply Current
*
ips 15 13 22 mA
```


## General Disclaimer

Specifications contained in this data sheet are in effect as of the publication date shown. Elantec, Inc. reserves the right to make changes in the circuitry or specifications contained herein at any time without notice. Elantec, Inc. assumes no responsibility for the use of any circuits described herein and makes no representations that they are free from patent infringement.

## Elantec, Inc.

1996 Tarob Court
Milpitas, CA 95035
Telephone: (408) 945-1323
(800) 333-6314

Fax: (408) 945-9305
European Office: 44-71-482-4596

## WARNING - Life Support Policy

Elantec, Inc. products are not authorized for and should not be used within Life Support Systems without the specific written consent of Elantec, Inc. Life Support systems are equipment intended to support or sustain life and whose failure to perform when properly used in accordance with instructions provided can be reasonably expected to result in significant personal injury or death. Users contemplating application of Elantec, Inc. Products in Life Support Systems are requested to contact Elantec, Inc. factory headquarters to establish suitable terms \& conditions for these applications. Elantec, Inc.'s warranty is limited to replacement of defective components and does not cover injury to persons or property or other consequential damages.

