Sync Separator, Low Power

# **Features**

- NTSC, PAL, SECAM, nonstandard video sync separation
- Fixed 70mV slicing of video input levels from 0.5V<sub>P-P</sub> to 2V<sub>P-P</sub>
- Low supply current 1.5mA typ.
- Single +5V supply
- · Composite, vertical sync output
- Odd/even field output
- · Burst/back porch output
- Available in 8-pin PDIP and SO packages

# **Applications**

- · Video amplifiers
- PCMCIA applications
- · A/D drivers
- · Line drivers
- · Portable computers
- High-speed communications
- RGB applications
- · Broadcast equipment
- Active filtering

# **Ordering Information**

Part No.	Package	Tape & Reel	Outline #
EL1881CN	8-Pin PDIP	-	MDP0031
EL1881CS	8-Pin SO	-	MDP0027
EL1881CS-T7	8-Pin SO	7"	MDP0027
EL1881CS-T13	8-Pin SO	13"	MDP0027

## **Demo Board**


A dedicated demo board is available.

# **General Description**

The EL1881C video sync separator is manufactured using Elantec's high performance analog CMOS process. This device extracts sync timing information from both standard and non-standard video input. It provides composite sync, vertical sync, burst/back porch timing, and odd/even field detection. Fixed 70mV sync tip slicing provides sync edge detection when the video input level is between 0.5V<sub>P-P</sub> and 2V<sub>P-P</sub> (sync tip amplitude 143mV to 572mV). A single external resistor sets all internal timing to adjust for various video standards. The composite sync output follows video in sync pulses and a vertical sync pulse is output on the rising edge of the first vertical serration following the vertical pre-equalizing string. For non-standard vertical inputs, a default vertical pulse is output when the vertical signal stays low for longer than the vertical sync default delay time. The odd/even output indicates field polarity detected during the vertical blanking interval. The EL1881C is plug-in compatible with the industry-standard LM1881 and can be substituted for that part in 5V applications with lower required supply current.

The EL1881C is available in the 8-pin PDIP and SO packages and is specified for operation over the full -40°C to +85°C temperature range.

## **Connection Diagram**



September 18, 200

Sync Separator, Low Power

# Absolute Maximum Ratings (TA = 25°C)

 $V_{CC}$  Supply
 7V
 Operating Ambient Temperature Range
  $-40^{\circ}$ C to  $+85^{\circ}$ C

 Storage Temperature
  $-65^{\circ}$ C to  $+150^{\circ}$ C
 Operating Junction Temperature
  $150^{\circ}$ C

 Pin Voltages
 -0.5V to  $V_{CC} + 0.5$ V
 Power Dissipation
 400mW

#### Important Note:

All parameters having Min/Max specifications are guaranteed. Typ values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore:  $T_J = T_C = T_A$ .

## **DC** Characteristics

 $V_{DD}$  = 5V,  $T_A$  = 25°C,  $R_{SET}$  = 681k $\Omega$ , unless otherwise specified.

Parameter	Description	Min	Тур	Max	Unit
I <sub>DD</sub> , Quiescent	$V_{DD} = 5V$	0.75	1.5	3	mA
Clamp Voltage	Pin 2, $I_{LOAD} = -100\mu A$	1.35	1.5	1.65	V
Clamp Discharge Current	Pin 2 = 2V	6	12	16	μΑ
Clamp Charge Current	Pin 2 = 1V	-1.3	-1	0.7	mA
R <sub>SET</sub> Pin Reference Voltage	Pin 6	1.1	1.22	1.35	V
V <sub>OL</sub> Output Low Voltage	$I_{OL} = 1.6 \text{mA}$		0.24	0.5	V
V <sub>OH</sub> Output High Voltage	$I_{OH} = -40\mu A$	4	4.8		V
	I <sub>OH</sub> = -1.6mA	3	4.6		ľ

# **Dynamic Characteristics**


Parameter	Description	Min	Тур	Max	Unit
Comp Sync Prop Delay, t <sub>CS</sub>	See Figure 2	20	35	75	ns
Vertical Sync Width, tvs	Normal or Default Trigger, 50%-50%	190	230	300	μs
Vertical Sync Default Delay, t <sub>VSD</sub>	See Figure 3	35	62	85	μs
Burst/Back Porch Delay, tBD	See Figure 2	120	200	300	ns
Burst/Back Porch Width, tB	See Figure 2	2.5	3.5	4.5	μs
Input Dynamic Range	Video Input Amplitude to Maintain 50% Slice Spec	0.5		2	V <sub>P-P</sub>
Slice Level	V <sub>SLICE</sub> /V <sub>CLAMP</sub>	55	70	85	mV


# **Pin Descriptions**

Pin Number	Pin Name	Pin Function
1	Composite Sync Out	Composite sync pulse output; sync pulses start on a falling edge and end on a rising edge
2	Composite Video In	AC coupled composite video input; sync tip must be at the lowest potential (positive picture phase)
3	Vertical Sync Out	Vertical sync pulse output; the falling edge of vert sync is the start of the vertical period
4	GND	Supply ground
5	Burst/Back Porch Output	Burst/back porch output; low during burst portion of composite video
6	R <sub>SET</sub> [1]	An external resistor to ground sets all internal timing; a 681k 1% resistor will provide correct timing for NTSC signals
7	Odd/Even Output	Odd/even field output; high during odd fields, low during even fields; transitions occur at start of vert sync pulse
8	V <sub>DD</sub> 5V	Positive supply (5V)


1. R<sub>SET</sub> must be a 1% resistor


Sync Separator, Low Power





Sync Separator, Low Power







#### Notes:

- b. The composite sync output reproduces all the video input sync pulses, with a propagation delay.
- c. Vertical sync leading edge is coincident with the first vertical serration pulse leading edge, with a propagation delay.
- d. Odd-even output is low for even field, and high for odd field.
- e. Back porch goes low for a fixed pulse width on the trailing edge of video input sync pulses. Note that for serration pulses during vertical, the back porch starts on the rising edge of the serration pulse (with propagation delay).
- \* Signal 1a drawing reproduced with permission from EIA.

Figure 1. Standard (NTSC Input) Timing





Sync Separator, Low Power

# **Applications Information**

#### Video In

A simplified block diagram is shown following page.

An AC coupled video signal is input to Video In pin 2 via  $C_1$ , nominally  $0.1\mu F$ . Clamp charge current will prevent the signal on pin 2 from going any more negative than Sync Tip Ref, about 1.5V. This charge current is nominally about 1mA. A clamp discharge current of about  $10\mu A$  is always attempting to discharge  $C_1$  to Sync Tip Ref, thus charge is lost between sync pulses that must be replaced during sync pulses. The droop voltage that will occur can be calculated from IT = CV, where V is the droop voltage, I is the discharge current, T is the time between sync pulses (sync period - sync tip width), and C is  $C_1$ .

An NTSC video signal has a horizontal frequency of  $15.73 \mathrm{kHz}$ , and a sync tip width of  $4.7 \mu \mathrm{s}$ . This gives a period of  $63.6 \mu \mathrm{s}$  and a time  $T=58.9 \mu \mathrm{s}$ . The droop voltage will then be  $V=5.9 \mathrm{mV}$ . This is less than 2% of a nominal sync tip amplitude of  $286 \mathrm{mV}$ . The charge represented by this droop is replaced in a time given by T=CV/I, where I= clamp charge current =  $1 \mathrm{mA}$ . Here  $T=590 \mathrm{ns}$ , about 12% of the sync pulse width of  $4.7 \mu \mathrm{s}$ . It is important to choose  $C_1$  large enough so that the droop voltage does not approach the switching threshold of the internal comparator.

## Fixed Gain Buffer

The clamped video signal then passes to the fixed gain buffer which places the sync slice level at the equivalent level of 70mV above sync tip. The output of this buffer is presented to the comparator, along with the slice reference. The comparator output is level shifted and buffered to TTL levels, and sent out as Composite Sync to pin 1.

#### Burst

A low-going Burst pulse follows each rising edge of sync, and lasts approximately 3.5 $\mu$ s for an R<sub>SET</sub> of 681k $\Omega$ .

#### **Vertical Sync**

A low-going Vertical Sync pulse is output during the start of the vertical cycle of the incoming video signal.

The vertical cycle starts with a pre-equalizing phase of pulses with a duty cycle of about 93%, followed by a vertical serration phase that has a duty cycle of about 15%. Vertical Sync is clocked out of the EL1881C on the first rising edge during the vertical serration phase. In the absence of vertical serration pulses, a vertical sync pulse will be forced out after the vertical sync default delay time, approximately  $60\mu S$  after the last falling edge of the vertical equalizing phase for  $R_{SET} = 681k\Omega$ .

#### Odd/Even

Because a typical television picture is composed of two interlaced fields, there is an odd field that includes all the odd lines, and an even field that consists of the even lines. This odd/even field information is decoded by the EL1881C during the end of picture information and the beginning of vertical information. The odd/even circuit includes a T-flip-flop that is reset during full horizontal lines, but not during half lines or vertical equalization pulses. The T-flip-flop is clocked during each falling edge of these half hperiod pulses. Even fields will toggle until a low state is clocked to the odd/even pin 7 at the beginning of vertical sync, and odd fields will cause a high state to be clocked to the odd/even pin at the start of the next vertical sync pulse. Odd/even can be ignored if using non-interlaced video, as there is no change in timing from one field to the next.

### **RSET**

An external  $R_{\rm SET}$  resistor, connected from  $R_{\rm SET}$  pin 6 to ground, produces a reference current that is used internally as the timing reference for vertical sync width, vertical sync default delay, burst gate delay and burst width. Decreasing the value of  $R_{\rm SET}$  increases the reference current, which in turn decreases reference times and pulse widths. A higher frequency video input necessitates a lower  $R_{\rm SET}$  value.

#### **Chroma Filter**

A chroma filter is suggested to increase the S/N ratio of the incoming video signal. Use of the optional chroma filter is shown in Figure 5. It can be implemented very simply and inexpensively with a series resistor of  $620\Omega$  and a parallel capacitor of 500pF, which gives a single

pole roll-off frequency of about 500kHz. This sufficiently attenuates the 3.58MHz (NTSC) or 4.43MHz (PAL) color burst signal, yet passes the approximately

15kHz sync signals without appreciable attenuation. A chroma filter will increase the propagation delay from the composite input to the outputs.





Figure 5.

# **Simplified Block Diagram**



\* Note:  $R_{\text{SET}}$  must be a 1% resistor.

Figure 6.

#### **General Disclaimer**

Specifications contained in this data sheet are in effect as of the publication date shown. Elantec, Inc. reserves the right to make changes in the circuitry or specifications contained herein at any time without notice. Elantec, Inc. assumes no responsibility for the use of any circuits described herein and makes no representations that they are free from patent infringement.



## Elantec Semiconductor, Inc.

675 Trade Zone Blvd. Milpitas, CA 95035

Telephone: (408) 945-1323

(888) ELANTEC (408) 945-9305

European Office: 44-118-977-6020 Japan Technical Center: 81-45-682-5820

## **WARNING - Life Support Policy**

Elantec, Inc. products are not authorized for and should not be used within Life Support Systems without the specific written consent of Elantec, Inc. Life Support systems are equipment intended to support or sustain life and whose failure to perform when properly used in accordance with instructions provided can be reasonably expected to result in significant personal injury or death. Users contemplating application of Elantec, Inc. Products in Life Support Systems are requested to contact Elantec, Inc. factory headquarters to establish suitable terms & conditions for these applications. Elantec, Inc.'s warranty is limited to replacement of defective components and does not cover injury to persons or property or other consequential damages.

eptember 18, 2001