

PBL 386 21/2 Subscriber Line Interface Circuit

Description

The PBL 386 21/2 Subscriber Line Interface Circuit (SLIC) is a 90 V bipolar integrated circuit for use in DAML, FITL and other telecommunications equipment. The PBL 386 21/2 has been optimized for low total line interface cost and a high degree of flexibility in different applications.

The PBL 386 21/2 has constant current feed, programmable to max. 30 mA. A second lower battery voltage may be connected to the device to reduce short loop power dissipation. The SLIC automatically switches between the two battery supply voltages without need for external components or external control.

The SLIC incorporates loop current, ground key and ring trip detection functions. The PBL 386 21/2 is compatible with loop start signaling.

Two- to four-wire and four- to two-wire voice frequency (VF) signal conversion is accomplished by the SLIC in conjunction with either a conventional CODEC/filter or with a programmable CODEC/filter, e.g. SLAC, SiCoFi, Combo II. The programmable the two-wire impedance, complex or real, is set by a simple external network.

Longitudinal voltages are suppressed by a feedback loop in the SLIC and the longitudinal balance specifications meet Bellcore TR909 requirements.

The PBL 386 21/2 package options are 24-pin SSOP, 24-pin SOIC or 28-pin PLCC.





Figure 1. Block diagram.

Key Features

- · 24-pin SSOP package
- High and low battery with automatic switching
- 60 mW on-hook power dissipation in active state
- · On-hook transmission
- Long loop battery feed tracks Vbat for maximum line voltage
- Only +5 V feed in addition to battery
- Selectable transmit gain (1x or 0.5x)
- No power-up sequence
- 44V open loop voltage @ -48V battery feed
- Full longitudinal current capability during on-hook state
- Analog over temperature protection permits transmission while the protection circuit is active
- Polarity reversal
- · Integrated Ring Relay driver
- · Ground key detector
- Programmable signal headroom
- -40 °C to +85 °C ambient temperature range



PBL 386 21/2



Maximum Ratings

Parameter	Symbol	Min	Max	Unit
Temperature, Humidity				
Storage temperature range	T _{Stg}	-55	+150	°C
Operating temperature range	T_{Amb}	-40	+110	°C
Operating junction temperature range, Note 1	T _J	-40	+140	°C
Power supply, -40 $^{\circ}$ C \leq T _{Amb} \leq +85 $^{\circ}$ C				
V _{cc} with respect to A/BGND	V _{cc}	-0.4	6.5	V
V _{Bat2} with respect to A/BGND	V_{Bat2}	V_{Bat}	0.4	V
V _{Bat} with respect to A/BGND, continuous	V_{Bat}	-75	0.4	V
V _{Bat} with respect to A/BGND, 10 ms	V_{Bat}	-80	0.4	V
Power dissipation				
Continuous power dissipation at T _{Amb} ≤ +85 °C	P _D		1.5	W
Ground				
Voltage between AGND and BGND	V _G	-0,3	0,3	V
Relay Driver				
Ring relay supply voltage			BGND+14	V
Ring trip comparator				
Input voltage	V_{DT}, V_{DR}	V _{Bat}	AGND	V
Input current	$I_{\rm DT},\ I_{\rm DR}$	-5	5	mA
Digital inputs, outputs (C1, C2, C3, DET)				
Input voltage	V _{ID}	-0.4	V _{cc}	V
Output voltage	V_{od}	-0.4	V_{cc}	V
TIPX and RINGX terminals, -40° C < T_{Amb} < $+85^{\circ}$ C, V_{Bat} = -50 V				
Maximum supplied TIPX or RINGX current	I _{TIPX} , I _{RINGX}	-100	+100	mA
TIPX or RINGX voltage, continuous (referenced to AGND), Note 2	V_{TA} , V_{RA}	-80	2	V
TIPX or RINGX, pulse < 10 ms, t _{Rep} > 10 s, Note 2	V_{TA}, V_{RA}	V _{Bat} -10	5	V
TIPX or RINGX, pulse < 1 μ s, t_{Rep} > 10 s, Note 2	V_{TA}, V_{RA}	V _{Bat} -25	10	V
TIPX or RINGX, pulse < 250 ns, t_{Rep} > 10 s, Notes 2 & 3	V_{TA}, V_{RA}	V _{Bat} -35	15	V

Recommended Operating Condition

Parameter	Symbol	Min	Max	Unit
Ambient temperature	T_{Amb}	-40	+85	°C
V _{cc} with respect to AGND	V _{cc}	4.75	5.25	V
V _{Bat} with respect to AGND	V_{Bat}	-58	-8	V
AGND with respect to BGND	V_{G}	-100	100	mV

Notes

- 1. The circuit includes thermal protection. Operation at or above 140°C junction temperature may degrade device reliability.
- 2. With the diodes D_{VB} and D_{VB2} included, see figure 12.
- 3. R_{F1} and $R_{\text{F2}} \ge 20~\Omega$ is also required. Pulse is applied to TIP and RING outside R_{F1} and R_{F2} .



Electrical Characteristics

 $-40 \text{ °C} \leq T_{\text{Amb}} \leq +85 \text{ °C}, \text{ PTG} = \text{open (see pin description)}, \text{ $V_{\text{CC}} = +5V \pm 5$ %, $V_{\text{Bat}} = -58V$ to $-40V$, $V_{\text{Bat2}} = -17V$, $R_{\text{LC}} = 38.3$ kΩ, $I_{\text{L}} = 22$ mA. $R_{\text{L}} = 600$ Ω, $R_{\text{F1}} = R_{\text{F2}} = R_{\text{P1}} = R_{\text{P2}} = 0$, $R_{\text{Ref}} = 49.9$ kΩ, $C_{\text{HP}} = 47$ nF$, $C_{\text{LP}} = 0.15$ μF$, $R_{\text{T}} = 120$ kΩ, $R_{\text{SG}} = 0$ kΩ, $R_{\text{RX}} = 60$ kΩ, $R_{\text{R}} = 52.3$ kΩ $R_{\text{OV}} = \infty$ unless otherwise specified. Current definition: current is positive if flowing into a pin. }$

	Ref					
Parameter	fig	Conditions	Min	Тур	Max	Unit
Two-wire port						
Overload level, V _{TRO}	2	Active state				
		1% THD	1.0			V_{Peak}
On-Hook, I _{Ldc} ≤5mA		Note 1, R _{oV} = ∞	1.0			V_{Peak}
Input impedance, Z _{TR}		Note 2		Z _T /200		
Longitudinal impedance, Z _{LOT} , Z _{LOR}		0 < f < 100 Hz		20	35	Ω/wire
Longitudinal current limit, I _{LOT} , I _{LOR}		active state	10			mA _{rms} /wire
Longitudinal to metallic balance, B _{LM}		IEEE standard 455-1985, Z_{TRX} =736Ω				
		0.2 kHz < f < 1.0 kHz	53			dB
		1.0 kHz < f < 3.4 kHz	53			dB
		Reverse polarity 0.2 kHz < f < 3.4 kHz	53			dB
Longitudinal to metallic balance, B _{LME}	3					
_		0.2 kHz < f < 1.0 kHz	53	75		dB
$B_{LME} = 20 \cdot Log \left \frac{E_{Lo}}{V} \right $		1.0 kHz < f < 3.4 kHz	53	70		dB
∣ V _{TR} ∣		Reverse polarity 0.2 kHz < f < 3.4 kHz	53	68		dB
Longitudinal to four-wire balance, B _{LFE}	3					
		0.2 kHz < f < 1.0 kHz	53	75		dB
$B_{LFE} = 20 \cdot Log \left \frac{E_{Lo}}{V_{TV}} \right $		1.0 kHz < f < 3.4 kHz	53	70		dB
I V _{TX} I		Reverse polarity 0.2 kHz < f < 3.4 kHz	53	68		dB
Metallic to longitudinal balance, B _{MLE}	4	0.2 kHz < f < 3.4 kHz	40	50		dB
$B_{MLE} = 20 \cdot Log \left \frac{V_{TR}}{V_{Lo}} \right ; E_{RX} = 0$						

Figure 2. Overload level, $V_{\rm TRO}$, two-wire port


$$\frac{1}{\omega C} << R_L$$
, R_L = 600 Ω


$$R_{_T}$$
 = 120 k Ω , $R_{_{RX}}$ = 60 k Ω

Figure 3. Longitudinal to metallic ($B_{\rm LME}$) and Longitudinal to four-wire ($B_{\rm LFE}$) balance

$$\frac{1}{\omega C}$$
 << 150 Ω , $R_{LR} = R_{LT} = R_{L}/2 = 300 \Omega$

$$R_{T} = 120 \text{ k}\Omega, R_{RX} = 60 \text{ k}\Omega$$





PBL 386 21/2



Parameter	Ref fig	Conditions	Min	Тур	Max	Unit
Four-wire to longitudinal balance, B _{FLE}	4	0.2 kHz < f < 4.0 kHz	40	50		dB
		$B_{FLE} = 20 \bullet Log \left \frac{E_{RX}}{V_{Lo}} \right $				
Two-wire return loss, r		$r = 20 \bullet \text{Log } \frac{ Z_{TR} + Z_L }{ Z_{TR} - Z_L }$				
		0.2 kHz < f < 1.0 kHz	27	35		dB
		1.0 kHz < f < 3.4 kHz, Note 3	20	22		dB
TIPX idle voltage, V _{Ti}		active, I _L = 0 mA		- 1.1		V
RINGX idle voltage, V _{Ri}		active, I _L = 0 mA		V _{Bat} +2.5	i	V
$\overline{V_{TR}}$		active, I _L = 0 mA		V _{Bat} +3.6		V
Four-wire transmit port (VTX)						
Overload level, V _{TXO}	5	Load impedance > 20 k Ω , 1% THD. Note 4	1.0			V_{Peak}
On-hook, $I_1 \leq 5mA$,	1.0			V_{Peak}
Output offset voltage ΔV_{TX}			-100	0	100	mV
Output impedance, z _{TX}		0.2 kHz < f < 3.4 kHz		15	50	Ω
Four-wire receive port (RSN)						
Receive summing node (RSN) DC voltage	e	$I_{RSN} = -55 \mu\text{A}$	1.15	1.25	1.35	V
Receive summing node (RSN) impedance	е	0.2 kHz < f < 3.4 kHz		8	20	Ω
Receive summing node (RSN)		0.3 kHz < f < 3.4 kHz				
current (I _{RSN}) to metallic loop current (I _L)				200		ratio
$gain,\!\alpha_{RSN}$						
Frequency response						
Two-wire to four-wire, g ₂₋₄	6	relative to 0 dBm, 1.0 kHz. $E_{RX} = 0 \text{ V}$				
· ·		0.3 kHz < f < 3.4 kHz	-0.20		0.10	dB
		f = 8.0 kHz, 12 kHz, 16 kHz	-1.0		0.1	dB




Figure 4. Metallic to longitudinal and four-wire to longitudinal balance

$$\frac{1}{\omega C}$$
 << 150 Ω , R_{LT} = R_{LR} = R_L /2 =300 Ω

$$R_{_{\mathrm{T}}}$$
 = 120 k Ω , $R_{_{\mathrm{RX}}}$ = 60 k Ω




Figure 5. Overload level, $V_{\rm TXO}$, four-wire transmit port

$$\frac{1}{\omega C}$$
 << R_L, R_L = 600 Ω

$$R_{T} = 120 \text{ k}\Omega, R_{RX} = 60 \text{ k}\Omega$$




Parameter	Ref fig	Conditions	Min	Тур	Max	Unit
Four-wire to two-wire, g ₄₋₂	6	relative to 0 dBm, 1.0 kHz. E _i =0 V				
7 542		0.3 kHz < f < 3.4 kHz	-0.2		0.1	dB
		f = 8 kHz, 12 kHz,	-1.0		0	dB
		16 kHz	-2.0		0	dB
Four-wire to four-wire, g ₄₋₄	6	relative to 0 dBm, 1.0 kHz, E _i =0 V				
344		0.3 kHz < f < 3.4 kHz	-0.2		0.1	dB
Insertion loss						
Two-wire to four-wire, G ₂₋₄	6	0 dBm, 1.0 kHz, Note 5				
		$G_{2-4} = 20 \cdot Log \left \frac{V_{TX}}{V_{TR}} \right $; $E_{RX} = 0$	-0.2		0.2	dB
		PTG = AGND	-6.22	-6.02	-5.82	dB
Four-wire to two-wire, G ₄₋₂	6	0 dBm, 1.0 kHz, Note 6				
		$G_{4-2} = 20 \bullet Log \left \frac{V_{TR}}{E_{RX}} \right ; E_L = 0$	-0.2		0.2	dB
Gain tracking						
Two-wire to four-wire	6	Ref10 dBm, 1.0 kHz, Note 7				
		-40 dBm to +0 dBm	-0.1		0.1	dB
		-55 dBm to -40 dBm	-0.2		0.2	dB
Four-wire to two-wire	6	Ref10 dBm, 1.0 kHz,				
		-40 dBm to +0 dBm	-0.1		0.1	dB
		-55 dBm to -40 dBm	-0.2		0.2	dB
Noise						
Idle channel noise at two-wire		C-message weighting			12	dBrnC
(TIPX-RINGX) or four-wire (VTX) output	•	Psophometrical weighting			-78	dBmp
		Note 8				
Harmonic distortion						
Two-wire to four-wire	6	0 dBm		-67	-50	dB
Four-wire to two-wire		0.3 kHz < f < 3.4 kHz		-67	-50	dB
Battery feed characteristics						
Constant loop current, I _{LProg}	12	$I_{LProg} = \frac{1\ 000}{R_{LC}} - 4.0 \text{ (mA)}$	0.92 I _{LProg}	I _{LProg}	1.08 I _{LProg}	mA
I _{LProg} @ 30 mA	12	$I_{LProg} = \frac{1\ 000}{R_{LC}} - 4.2 \text{ (mA)}$	0.95 I _{LProg}	L _{Prog}	1.05 I _{LProg}	mA
I _{LProg} @ 18 mA	12	$I_{LProg} = \frac{1\ 000}{R_{LC}} - 3.9 \text{ (mA)}$	0.94 I _{LProg}	I _{LProg}	1.06 I _{LProg}	mA
	R_{LC}	in k Ω				
Open circuit state loop current, I LOC		$R_L = 0\Omega$	-100	0	100	μΑ

Figure 6.
Frequency response, insertion loss, gain tracking.

$$\frac{1}{\omega C} << R_L, R_L = 600 \Omega$$

$$R_{T} = 120 \text{ k}\Omega, R_{RX} = 60 \text{ k}\Omega$$



PBL 386 21/2



Programmable threshold, l_{LTh}	Parameter	Ref fig	Conditions	Min	Тур	Max	Unit
\frac{\text{\colored}{R_{1D}} \text{ in kΩ}, \text{\colored}{\	Loop current detector						
Stround key detector threshold Strough key detector to trigger ground key det.) 10 16 22 mA	Programmable threshold, I _{LTh}		25	0.85•I _{LTh}	I _{LTh}	1.15•I _{LTh}	mA
Ground key detector threshold $V_{tp_{EX}}$ and $V_{tp_{EX}}$ difference to trigger ground key det.) 10 16 22 mA Ringus, difference to trigger ground key det.) 10 16 22 mA Ringus difference to trigger ground key det.) 10 16 22 mA Ringus difference to trigger ground key det.) 10 16 22 mA Ringus difference to trigger ground key det.) 10 16 22 mA Ringus difference to trigger ground key det.) 10 16 22 mA Ringus difference to trigger ground key det.) 10 16 20 mA Ringus difference to trigger ground key det.) 10 16 20 mA Ringus current, $V_{tp_{tt}}$ 10 17 $V_{tp_{tt}}$ 10 18 $V_{tp_{tt}}$ 10 18 $V_{tp_{tt}}$ 10 19 $V_{tp_{tt}}$ 10 19 $V_{tp_{tt}}$ 10 10 $V_{tp_{tt}}$ 10 19 $V_{tp_{tt}}$ 10 10 10 $V_{tp_{tt}}$ 10 1	Ground key detector		R _{LD} III KS2, I _{LTh} ≥ 7 IIIA				
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $							
Ring trip comparator Diffset voltage, $ΛV_{DTDR}$ Source resistance, $R_S = 0 \Omega$ -20 0 20 mV pnput bias current, $l_S = (l_{DT} + l_{DR})/2$ -200 -20 200 nA pput common mode range, V_{DT} , V_{DR} $V_{Bas} + 1$ -1 V Ring relay driver Saturation voltage, V_{OL} $l_{OL} = 50 \text{ mA}$ 0.2 0.5 V Diff state leakage current, l_{L_S} $V_{OH} = 12 \text{ V}$ 10 μA Digital inputs (C1, C2, C3) pnput low voltage, V_{R} 0 0.5 V pnput low voltage, V_{R} 0 0.5 V pnput low voltage, V_{R} 0 0.5 V pnput low current, l_{L_L} $V_{R} = 0.5$ -50 μA Detector output (DET) Digital inputs (C1, C2, C3) Power dissipation ($V_{Bas} = -48V$, $V_{Bas2} = -17V$) P1 2.5 Power dissipation ($V_{Bas} = -48V$, $V_{Bas2} = -17V$) P2 Active state, C1, C2, C3 = 0, 0, 0 10 15 mW P2 Active state, C1, C2, C3 = 0, 1, 0 Longitudinal current = 0 mA, $I_L = 0 \text{ mA}$ (on-hook) 60 80 mW P3 R _L = 300 Ω (off-hook) 145 mW P4 P5 Power supply currents ($V_{Bas} = -48V$) Power supply rejection ratios Power supply rejec		nd key d	tot)	10	16	22	mΔ
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		iu key c	Jet.)	10	10		шл
Input bias current, I _B			Source resistance R = 0.0	-20	0	20	m\/
The put common mode range, V_{DT} , V_{DR}				_	_	_	
Saturation voltage, Vol. Vol. Som A 0.2 0.5 Vol. Vol. Vol. Som A Vol.			IB - (IDT I IDR//2		20		
Saturation voltage, V_{OL}				V Bat I		<u>'</u>	
			L. = 50 mA		0.2	0.5	V
Digital inputs (C1, C2, C3) nput low voltage, V _L					0.2		-
Input low voltage, V _{IIL} 0 0.5 V No put high voltage, V _{IIL} V _{IL} = 0.5 V _{CC} V No put high voltage, V _{IH} V _{IL} = 0.5 V _{CC} V No put high current, I _{IL} V _{IL} = 0.5 V _{IL} = 0.5 V _{IL} V _{IL} V _{IL} = 0.5 V _{IL} V _{IL}			v OH — 12 v				μιτ
Imput high voltage, $V_{\rm ir}$ Voltage	-			0		0.5	V
The properties of the prop							
Operation of the property of the prop			V., = 0.5	2.0			-
Detector output (DET) Dutput low voltage $I_{OL} = 0.5 \text{ mA}$ 0.7 V Detector output low voltage $I_{OL} = 0.5 \text{ mA}$ 0.7 V Power dissipation (V _{Bat} = -48V, V _{Bat2} = -17V) 0 $I_{OL} = 0.5 \text{ mA}$ 0.7 V Power dissipation (V _{Bat} = -48V, V _{Bat2} = -17V) 0 $I_{OL} = 0.5 \text{ mA}$ 0 10 15 mW Power dissipation (V _{Bat} = -48V, V _{Bat2} = -17V) 0 $I_{OL} = 0.00 \text{ mA}$ 0 0 0 0 mW Power supply currents (V _{Bat1} = -48V) $I_{OL} = 0.00 \text{ mA}$ $I_{OL} = 0.00 \text{ mA}$ 0 mW Power supply currents (V _{Bat1} = -48V) $I_{OL} = 0.00 \text{ mA}$ 0 0 mW Power supply currents (V _{Bat1} = -48V) $I_{OL} = 0.00 \text{ mA}$ 0 0 mW Power supply currents (V _{Bat2} = -48V) $I_{OL} = 0.00 \text{ mA}$ 0 0 mA Power supply currents (I _{CC} Open circuit state 1.2 2.0 mA Power supply rejection ratios 0 0.1 -0.05 mA Power supply rejection ratios <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>							
Dutput low voltage $I_{OL} = 0.5 \text{ mA}$ 0.7 V Internal pull-up resistor 15 k Ω Power dissipation ($V_{Bat} = -48V$, $V_{Bat2} = -17V$) Description of the properties of t			VIII - 2.0 V				μ, ι
The ternal pull-up resistor 15 kΩ Prower dissipation (V _{Bat} = -48V, V _{Bat2} = -17V) Point Open circuit state, C1, C2, C3 = 0, 0, 0 10 15 mW Point Open circuit state, C1, C2, C3 = 0, 1, 0 Congitudinal current = 0 mA, I L=0 mA (on-hook) 60 mW Point RL = 300 Ω (off-hook) 290 mW Point RL = 500 Ω (off-hook) 145 mW Power supply currents (V _{Bat} = -48V) Power supply currents (V _{Bat} = -48V) Power supply current, I _{CC} Open circuit state 1.2 2.0 mA Power supply rejection ratios 2.8 4.0 mA Caccurrent, I _{Bat} On-hook, Long Current = 0 mA -1.5 -1.0 mA Power supply rejection ratios On-hook, Long Current = 0 mA -1.5 -1.0 mA Power supply rejection ratios On-hook, Long Current 0.0 mA -1.5 -1.0 mA On-hook, Long Current 0.0 mA On-hook, Long Current 0.0 mA On-hoo			I = 0.5 mA			0.7	V
Power dissipation (V _{Bat} = -48V, V _{Bat2} = -17V) O_1 Open circuit state, C1, C2, C3 = 0, 0, 0 10 15 mW O_2 Active state, C1, C2, C3 = 0, 1, 0 Longitudinal current = 0 mA, I = 0 mA (on-hook) 60 80 mW O_3 R_L = 300 Ω (off-hook) 290 mW O_3 R_L = 500 Ω (off-hook) 290 mW Power supply currents (V _{Bat} = -48V) O_4 <td></td> <td></td> <td>-OL 919 11# 1</td> <td></td> <td>15</td> <td></td> <td></td>			-OL 919 11# 1		15		
		-17V)					1022
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			Open circuit state, C1, C2, C3 = 0,	0, 0	10	15	mW
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	D _.		Active state C1 C2 C3 = 0 1 0				
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	2			nA (on-hook)	60	80	mW/
$P_{\text{ower supply currents}} (V_{\text{Bat}} = -48V)$ $V_{\text{CC}} \text{ current, I}_{\text{CC}} \qquad \text{Open circuit state} \qquad 1.2 \qquad 2.0 \qquad \text{mA}$ $V_{\text{Bat}} \text{ current, I}_{\text{Bat}} \qquad -0.1 \qquad -0.05 \qquad \text{mA}$ $V_{\text{CC}} \text{ current, I}_{\text{Bat}} \qquad \text{On-hook, Long Current} = 0 \text{ mA} \qquad -1.5 \qquad -1.0 \qquad \text{mA}$ $V_{\text{Bat}} \text{ current, I}_{\text{Bat}} \qquad \text{On-hook, Long Current} = 0 \text{ mA} \qquad -1.5 \qquad -1.0 \qquad \text{mA}$ $V_{\text{CC}} \text{ to 2- or 4-wire port} \qquad \text{Active State} \qquad 30 \qquad 42 \qquad \text{dB}$ $V_{\text{Bat}} \text{ to 2- or 4-wire port} \qquad \text{f = 1 kHz, V}_{\text{n}} = 100\text{mV} \qquad 36 \qquad 45 \qquad \text{dB}$ $V_{\text{Bat}} \text{ to 2- or 4-wire port} \qquad \text{f = 0 mA} \qquad -1.5 \qquad -1.0 \qquad \text{mA}$ $V_{\text{Bat}} \text{ to 2- or 4-wire port} \qquad \text{f = 1 kHz, V}_{\text{n}} = 100\text{mV} \qquad 36 \qquad 45 \qquad \text{dB}$ $V_{\text{Bat}} \text{ to 2- or 4-wire port} \qquad \text{f = 1 kHz, V}_{\text{n}} = 100\text{mV} \qquad 36 \qquad 45 \qquad \text{dB}$ $V_{\text{Bat}} \text{ to 2- or 4-wire port} \qquad \text{f = 1 kHz, V}_{\text{n}} = 100\text{mV} \qquad 36 \qquad 45 \qquad \text{dB}$ $V_{\text{Bat}} \text{ to 2- or 4-wire port} \qquad \text{f = 1 kHz, V}_{\text{n}} = 100\text{mV} \qquad 36 \qquad 45 \qquad \text{dB}$ $V_{\text{Bat}} \text{ to 2- or 4-wire port} \qquad \text{f = 0 mA} \qquad -1.5 \qquad -1.0 \qquad \text{mA}$	<u> </u>		-	101 110010)			
Power supply currents ($V_{Bat} = -48V$) V_{CC} current, I_{CC} Open circuit state1.22.0mA V_{Bat} current, I_{Bat} -0.1-0.05mA V_{CC} current, I_{CC} Active state2.84.0mA V_{Bat} current, I_{Bat} On-hook, Long Current = 0 mA-1.5-1.0mAPower supply rejection ratios V_{CC} to 2- or 4-wire portActive State3042dB V_{Bat} to 2- or 4-wire portf = 1 kHz, $V_n = 100$ mV3645dB V_{Bat} to 2- or 4-wire port4060dB V_{Bat} to 2- or 4-wire port3645dB V_{Bat} to 2- or 4-wire port4060dB <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>							
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			TIE = 000 III (on moon)		- 10		
$V_{\text{Bat}} \text{ current, } I_{\text{Bat}} \\ V_{\text{CC}} \text{ current, } I_{\text{CC}} \\ V_{\text{Bat}} \text{ current, } I_{\text{CC}} \\ V_{\text{Bat}} \text{ current, } I_{\text{CC}} \\ V_{\text{Bat}} \text{ current, } I_{\text{Bat}} \\ V_{\text{CC}} \text{ to 2- or 4-wire port} \\ V_{\text{Bat}} \text{ to 2- or 4-wire port}$			Open circuit state		1.2	2.0	mA
Active state 2.8 4.0 3.0 4.0 3.0 4.0 3.0 4.0 3.0 4.0 3.0 4.0 3.0 4.0 3.0 4.0 3.0 4.0 3.0 4.0 3.0 4.0				-0.1			
V_{Bat} current, I_{Bat} On-hook, Long Current = 0 mA -1.5 -1.0 mA Power supply rejection ratios V_{CC} to 2- or 4-wire port Active State 30 42 dB V_{Bat} to 2- or 4-wire port V_{Bat} to 2- or 4-wire port 40 60 dB Femperature guard Function threshold temperature, V_{JG} 145 °C Fhermal resistance 28-pin PLCC, V_{JP28plcc} 39 °C/W 24-pin SOIC, V_{JP24soic} 43 °C/W			Active state			4.0	
Power supply rejection ratios I_{CC} to 2- or 4-wire port Active State I_{Bat} to 2- or 4-wire port I_{CC} to 4-wire port I_{CC} to 4-wire port I_{CC} to 60				-1.5			
V_{CC} to 2- or 4-wire port Active State 30 42 dB V_{Bat} to 2- or 4-wire port $f = 1 \text{ kHz}, V_{\text{n}} = 100 \text{mV}$ 36 45 dB V_{Bat2} to 2- or 4-wire port 40 60 dB V_{Bat2} to 2- or 4-wire port 40 60 dB V_{Bat2} to 2- or 4-wire port 40 60 V_{Bat2} to 2- or 4-wire port 40 V_{Bat2} to 3- or							
V_{Bat} to 2- or 4-wire port $f = 1 \text{ kHz}, V_{\text{n}} = 100 \text{mV}$ 36 45 dB V_{Bat2} to 2- or 4-wire port 40 60 dB V_{Bat2} to 2- or 4-wire port 40 60 V_{Bat2} to 2- or 4-wire port 40 V_{Bat2} to 3- or 4-wire port 40 V_{Ba			Active State	30	42		dB
V_{Bat2} to 2- or 4-wire port 40 60 dB Femperature guard Unnction threshold temperature, T_{JG} 145 °C Finermal resistance 28-pin PLCC, θ_{JP28plcc} 39 °C/W 24-pin SOIC, θ_{JP24soic} 43 °C/W							
Temperature guard function threshold temperature, T_{JG} 145 °C Thermal resistance 28-pin PLCC, $\theta_{JP28plcc}$ 39 °C/W 24-pin SOIC, $\theta_{JP24soic}$ 43 °C/W							
Iunction threshold temperature, T_{JG} 145 °C Thermal resistance 28-pin PLCC, $\theta_{JP28plcc}$ 39 °C/W 24-pin SOIC, $\theta_{JP24soic}$ 43 °C/W							
Γhermal resistance28-pin PLCC, $θ_{JP28plcc}$ 39°C/W24-pin SOIC, $θ_{JP24soic}$ 43°C/W					145		°C
28-pin PLCC, θ_{JP28plcc} 39 °C/W 24-pin SOIC, θ_{JP24soic} 43 °C/W							
24-pin SOIC, θ_{JP24soic} 43 °C/W					39		°C/\\
2/ ₂ -nin SSOP A 55 0C/M	24-pin SOIC $\theta_{}$						
	24-pin SOIC, θ _{JP24soic} 24-pin SSOP, θ _{JP24ssop}				4 3 55		°C/W



Notes

- The overload level can be adjusted with the resistor R_{OV} for higher levels e.g. min 3.1 V_{Peak} and is specified at the twowire port with the signal source at the four-wire receive port.
- The two-wire impedance is programmable by selection of external component values according to:
 - $Z_{TRX} = Z_{T}/|G_{2-4S}\alpha_{RSN}|$ where:
 - Z_{TRX} = impedance between the TIPX and RINGX terminals
 - Z_T = programming network between the VTX and RSN terminals
 - G_{2-4S} = transmit gain, nominally = 1 (or 0.5 see pin PTG)
 - α_{RSN} = receive current gain, nominally = 200 (current defined as positive flowing into the receivesumming node, RSN, and when flowing from ring to tip).
- Higher return loss values can be achieved by adding a reactive component to R_T, the two-wire terminating impedance programming resistance, e.g. by dividing R_T into two equal halves and connecting a capacitor from the common point to ground.

- 4. The overload level can be adjusted with the resistor R $_{
 m ov}$ for higher levels e.g. min 3.1 V $_{
 m Peak}$ and is specified at the four-wire transmit port, VTX, with the signal source at the two-wire port. Note that the gain from the two-wire port to the four-wire transmit port is $G_{
 m 2-4S}=1$ (or 0.5 see pin PTG)
- 5. Pin PTG = Open sets transmit gain to nom. 0.0dB Pin PTG = AGND sets transmit gain to nom. -6.02 dB Secondary protection resistors R_F and resistors R_P impact the insertion loss as explained in the text, section Transmission. The specified insertion loss is for $R_F = R_P = 0$.
- The specified insertion loss tolerance does not include errors caused by external components.
- 7. The level is specified at the two-wire port.
- 8. The two-wire idle noise is specified with the port terminated in 600 Ω (R $_{\rm L}$) and with the four-wire receive port grounded (E $_{\rm RX}$ = 0; see figure 6). The four-wire idle noise at VTX is specified with the two-wire port terminated in 600 Ω (R $_{\rm L}$). The noise specification is referenced to a 600 Ω programmed two-wire impedance level at VTX. The four-wire receive port is grounded (E $_{\rm RX}$ = 0).






Figure 7. Pin configuration, 24-pin SSOP, 24-pin SOIC and 28 pin PLCC package, top view.

Pin Description

Refer to fig	gure 7.	
PLCC	Symbol	Description
1	PTG	Prog. Transmit Gain. Left open transmit gain = 0.0 dB, connected to AGND transmit gain = -6.02 dB.
2	RRLY	Ring Relay driver output. The relay coil may be connected to maximum +14V.
3	HP	Connection for H igh P ass filter capacitor, C_{HP} . Other end of C_{HP} connects to TIPX.
4	NC	No internal Connection.
5	RINGX	The TIPX and RINGX pins connect to the tip and ring leads of the two-wire interface via overvoltage protection components and ring relay (and optional test relay).
6	BGND	Battery Ground, should be tied together with AGND.
7	TIPX	The TIPX and RINGX pins connect to the tip and ring leads of the two-wire interface via overvoltage protection components and ring relay (and optional test relay).
8	VBAT	Battery supply Voltage. Negative with respect to GND.
9	VBAT2	An optional second (2) Battery Voltage connects to this pin via an external diode.
10	PSG	P rogrammable S aturation G uard. The resistive part of the DC feed characteristic is not used for PBL 386 21/2, RSG = 0 Ω .
11	NC	No internal Connection.
12	LP	Connection for Low Pass filter capacitor, C_{LP} . Other end of C_{LP} connects to VBAT.
13	DT	Input to the ring trip comparator. With DR more positive than DT the detector output, DET, is at logic level low, indicating off-hook condition. The external ring trip network connects to this input.
14	DR	Input to the ring trip comparator. With DR more positive than DT the detector output, DET, is at logic level low, indicating off-hook condition. The external ring trip network connects to this input.



15 16 17	C3 C2 C1	C1, C2 and C3 are digital inputs (internal pull-up) controlling the SLIC operating states. Refer to section "Operating states" for details.
18	DET	Det ector output. Active low when indicating loop detection and ring trip, active high when indicating ground key detection.
19	NC	No internal Connection.
20	VCC	+5 V power supply.
21	PLD	P rogrammable L oop D etector threshold. The loop detection threshold is programmed by a resistor connected from this pin to AGND.
22	POV	P rogrammable O verhead V oltage. If pin is left open: The overhead voltage is internally set to min 1.0 V in off-and on-hook. If a resistor is connected between this pin and AGND: the overhead voltage can be set to higher values.
23	PLC	P rog. Line C urrent, the constant current part of the DC feed characteristic is programmed by a resistor connected from this pin to AGND.
24	REF	A Ref erence, 49.9 k Ω , resistor should be connected from this pin to AGND.
25	NC	No internal Connection.
26	RSN	Receive Summing Node. 200 times the AC-current flowing into this pin equals the metallic (transversal) AC-current flowing from RINGX to TIPX. Programming networks for two-wire impedance and receive gain connect to the receive summing node. A resistor should be connected from this pin to AGND.
27	AGND	Analog Ground, should be tied together with BGND.
28	VTX	Transmit vf output. The AC voltage difference between TIPX and RINGX, the AC metallic voltage, is reproduced as an unbalanced GND referenced signal at VTX with a gain of one (or one half, see pin PTG). The two-wire impedance programming network connects between VTX and RSN.

SLIC Operating States

State	С3	C2	C1	SLIC operating state	Active detector
0	0	0	0	Open circuit	-
1	0	0	1	Ringing state	Ring trip detector (active low)
2	0	1	0	Active state	Loop detector (active low)
3	0	1	1	Not applicable	-
4	1	0	0	Not applicable	-
5	1	0	1	Active state	Ground key detector (active high)
6	1	1	0	Active reverse	Loop detector (active low)
7	1	1	1	Active reverse	Ground key detector (active high)

Table 1. SLIC operating states.






Figure 8. Simplified ac transmission circuit.

Functional Description and Applications Information

Transmission

General

A simplified ac model of the transmission circuits is shown in figure 8. Circuit analysis yields:

$$V_{TR} = \frac{V_{TX}}{G_{2-4S}} + I_L \cdot (2R_F + 2R_P)$$
 (1)

$$\frac{V_{TX}}{Z_T} + \frac{V_{RX}}{Z_{RX}} = \frac{I_L}{\alpha_{RSN}}$$
 (2)

$$V_{TR} = E_1 - I_1 \cdot Z_1 \tag{3}$$

where:

 V_{TX} is a ground referenced version of the ac metallic voltage between the TIPX and RINGX terminals.

G_{2-4S} is the programmable SLIC two-wire to four-wire gain (transmit direction). See note below.

 V_{TR} is the ac metallic voltage between tip and ring.

E_L is the line open circuit ac metallic voltage.

I, is the ac metallic current.

R_F is a fuse resistor.

R_P is part of the SLIC protection.

Z_i is the line impedance.

Z_T determines the SLIC TIPX to RINGX impedance at voice frequencies.

 Z_{RX} controls four- to two-wire gain.

V_{RX} is the analog ground referenced receive signal.

 α_{RSN} is the receive summing node current to metallic loop current gain = 200.

Note that the SLICs two-wire to four-wire gain, G_{2-4S} , is user programmable between two fix values. Refer to the datasheets for values on G_{2-4S} .

Two-Wire Impedance

To calculate Z_{TR} , the impedance presented to the two-wire line by the SLIC including the fuse and protection resistors R_F and R_P

 $V_{RX} = 0$.

From (1) and (2):

$$Z_{TR} = \frac{Z_T}{\alpha_{RSN} \cdot G_{2-4S}} + 2R_F + 2R_P$$

Thus with Z_{TR} , α_{RSN} , G_{2-4S} , R_P and R_F known:

$$Z_{T} = \alpha_{RSN} \cdot G_{2-4S} \cdot (Z_{TR} - 2R_{F} - 2R_{P})$$

Two-Wire to Four-Wire Gain

From (1) and (2) with $V_{RX} = 0$:

$$G_{2-4} = \frac{V_{TX}}{V_{TR}} = \frac{Z_T / \alpha_{RSN}}{\frac{Z_T}{\alpha_{RSN} \cdot G_{2-4S}} + 2R_F + 2R_P}$$

Four-Wire to Two-Wire Gain

From (1), (2) and (3) with $E_L = 0$:

$$\begin{aligned} G_{4-2} &= \frac{V_{TR}}{V_{RX}} = \\ &- \frac{Z_T}{Z_{RX}} \cdot \frac{Z_L}{\frac{Z_T}{\alpha_{RSN}} + G_{2-4S} \cdot (Z_L + 2R_F + 2R_P)} \end{aligned}$$

For applications where

 $Z_T/(\alpha_{RSN} \cdot G_{2-4s}) + 2R_F + 2R_P$ is chosen to be equal to Z_L the expression for G_{4-2} simplifies to:

$$G_{4-2} = -\frac{Z_T}{Z_{RX}} \cdot \frac{1}{2G_{2-4S}}$$

Four-Wire to Four-Wire Gain

From (1), (2) and (3) with $E_L = 0$:

$$\begin{split} G_{4-4} &= \frac{V_{TX}}{V_{RX}} = \\ &- \frac{Z_T}{Z_{RX}} \cdot \frac{G_{2-4S} \cdot (Z_L + 2R_F + 2R_P)}{\frac{Z_T}{\alpha_{PQM}} + G_{2-4S} \cdot (Z_L + 2R_F + 2R_P)} \end{split}$$

Hybrid Function

The hybrid function can easily be implemented utilizing the uncommitted amplifier in conventional CODEC/filter combinations. Please, refer to figure 9. Via impedance Z_B a current proportional to V_{RX} is injected into the summing node of the combination CODEC/filter amplifier. As can be seen from the expression for the four-wire to four-wire gain a voltage proportional to V_{RX} is returned to V_{TX} . This voltage is converted by R_{TX} to a current flowing into the same summing node. These currents can be made to cancel by letting:

$$\frac{V_{TX}}{R_{TX}} + \frac{V_{RX}}{Z_B} = 0(E_L = 0)$$

The four-wire to four-wire gain, G_{4-4} , includes the required phase shift and thus the balance network Z_B can be calculated from:

$$\begin{split} Z_{B} &= -R_{TX} \cdot \frac{V_{RX}}{V_{TX}} = \\ R_{TX} \cdot \frac{Z_{RX}}{Z_{T}} \cdot \frac{\frac{Z_{T}}{\alpha_{RSN}} + G_{2-4S} \cdot (Z_{L} + 2R_{F} + 2R_{P})}{G_{2-4S} \cdot (Z_{L} + 2R_{F} + 2R_{P})} \end{split}$$

When choosing R_{TX} , make sure the output load of the VTX terminal is >20 k Ω .

If calculation of the $Z_{\rm B}$ formula above yields a balance network containing an inductor, an alternate method is recommended. Contact Ericsson Microelectronics for assistance.

The PBL 386 21/2 SLIC may also be used together with programmable CODEC/filters. The programmable CODEC/filter allows for system controller adjustment of



hybrid balance to accommodate different line impedances without change of hardware. In addition, the transmit and receive gain may be adjusted. Please, refer to the programmable CODEC/filter data sheets for design information.

Longitudinal Impedance

A feed back loop counteracts longitudinal voltages at the two-wire port by injecting longitudinal currents in opposing phase.

Thus longitudinal disturbances will appear as longitudinal currents and the TIPX and RINGX terminals will experience very small longitudinal voltage excursions, leaving metallic voltages well within the SLIC common mode range.

The SLIC longitudinal impedance per wire, Z_{LoT} and Z_{LoR} , appears as typically 20Ω to longitudinal disturbances. It should be noted that longitudinal currents may exceed the dc loop current without disturbing the vf transmission.

Capacitors C_{TC} and C_{RC}

The capacitors designated C_{TC} and C_{RC} in figure 11, connected between TIPX and ground as well as between RINGX and ground, can be used for RFI filtering. The recommended value for C_{TC} and C_{RC} is 2200 pF. Higher capacitance values may be used, but care must be taken to prevent degradation of either longitudinal balance or return loss. C_{TC} and C_{RC} contribute to a metallic impedance of $1/(\pi \cdot f \cdot C_{TC}) = 1/(\pi \cdot f \cdot C_{TC})$, a TIPX to ground impedance of $1/(2 \cdot \pi \cdot f \cdot C_{RC})$.

AC - DC Separation Capacitor, C_{HP}

The high pass filter capacitor connected between terminals HP and TIPX provides the separation of the ac signal from the dc part. C_{HP} positions the low end frequency response break point of the ac loop in the SLIC. Refer to table 1 for a recommended value of $C_{HP}.$ Example: A C_{HP} value of 47 nF will position the low end frequency response 3dB break point of the ac loop at 5.6 Hz (f_{3dB}) according to $f_{3dB}=1/(2\cdot\pi\cdot R_{HP}\cdot C_{HP})$ where $R_{HP}=600~k\Omega.$

High-Pass Transmit Filter

The capacitor C_{TX} in figure 11 connected between the VTX output and the CODEC/filter forms, together with R_{TX} and/ or the input impedance of a programmable CODEC/filter, a high-pass RC filter. It is




Figure 9. Hybrid function.

recommended to position the 3 dB break point of this filter between 30 and 80 Hz to get a faster response for the dc steps that may occur at DTMF signalling.

Capacitor C, p

The capacitor C_{IP}, which connects between the terminals CLP and VBAT, positions the high end frequency break point of the low pass filter in the dc loop in the SLIC. CLP together with C_{HP} and Z_{T} (see section Two-Wire Impedance) forms the total two wire output impedance of the SLIC. The choise of these programmable components have an influence on the power supply rejection ratio (PSRR) from VBAT to the two wire side at sub-audio frequencies. At these frequencies capacitor C_{LP} also influences the transversal to longitudinal balance in the SLIC. Table 1 suggests a suitable value on C_{LP}. The typical value of the transversal to longitudinal balance (T-L bal.) at 200Hz is given in table 1 for the chosen value on

$R_{ extit{Feed}}$ [Ω]	R _{sg} [kΩ]	C _{LP} [nF]	T-L bal. @ 200Hz [dB]	C _{HP} [nF]
2.25	0	150	-46	47

Table 1. R_{SG} , C_{LP} and C_{HP} values for constant current feeding characteristics.

For values outside table 1, please contact Ericsson Microelectronics for assistance.

Battery Feed

The PBL 386 21/2 SLIC emulate a battery characteristic with current limitation adjustable. The open loop voltage measured between the TIPX and RINGX terminals is tracking the battery voltage $\boldsymbol{V}_{\text{\tiny Bat}}.$ The signalling headroom, or overhead voltage V_{TRO}, is programmable with a resistor R_{OV} connected between terminal POV on the SLIC and ground. Please refer to section "Programmable overhead voltage(POV)". The battery voltage overhead, V_{OH} , depends on the programmed signal overhead voltage V_{TRO}. V_{OH} defines the TIP to RING voltage at open loop conditions according to $V_{TR}(at I_L = 0 mA) = |V_{Bat}| - V_{OH}$. Refer to table 2 for the typical value on

V_{OH}.

| SLIC | V_{OH}(typ) [V] |
| PBL 386 21/2 | 2.5 +V_{TROprog}

Table 2. Battery overhead.

The current limit (reference A - C in figure 12) is adjusted by connecting a resistor, $R_{\rm LC}$, between terminal PLC and ground according to the equation:

$$R_{LC} = \frac{1000}{I_{LProg} + 4}$$

where R_{LC} is in $k\Omega$ for I_{LProg} in mA.

A second, lower battery voltage may be connected to the device at terminal VBAT2 to reduce short loop power dissipation. The SLIC automatically switches between the two battery supply voltages without need for external control. The silent battery



switching occurs when the line voltage passes the value

$$|VB2| - 40 \cdot I_{L} - V_{TRO} = 3.6$$

For correct functionality it is important to connect the terminal VBAT2 to the second power supply via the diode $D_{\rm VB2}$ in figure 11. An optional diode $D_{\rm BB}$ connected between terminal VB and the VB2 power supply, see figure 11, will make sure that the SLIC continues to work on the second battery even if the first battery voltage disappears. If a second battery voltage is not used, VBAT2 is connected to VBAT on the SLIC and $C_{\rm VB2},\,D_{\rm BB}$ and $D_{\rm VB2}$ are removed.

CODEC Receive Interface

The PBL 386 21/2 SLIC have got a completely new receive interface at the four wire side which makes it possible to reduce the number of capacitors in the applications and to fit both single and dual battery feed CODECs. The RSN terminal, connecting to the CODEC receive output via the resistor R_{RX} , is dc biased with +1.25V. This makes it possible to compensate for currents floating due to dc voltage differences between RSN and the CODEC output without using any capacitors. This is done by connecting a resistor R_R between the RSN terminal and ground. With current directions defined as in figure 13, current summation gives:

$$-I_{RSN} = I_{RT} + I_{RRX} + I_{RR} =$$

$$\frac{1,25}{R_T} + \frac{1,25 - V_{CODEC}}{R_{RX}} + \frac{1,25}{R_R}$$

where $\rm V_{\rm CODEC}$ is the reference voltage of the CODEC at the receive output.

From this equation the resistor $R_{\mbox{\tiny R}}$ can be calculated as

$$R_{R} = \frac{1,25}{-I_{RSN} - \frac{1,25}{R_{T}} - \frac{1,25 - V_{CODEC}}{R_{RX}}}$$

For the value on $I_{\rm RSN}$, see table 3. The resistor $R_{\rm R}$ has no influence on the ac transmission.

SLIC	I _{RSN} [μ A]
PBL 386 21/2	-55

Table 3. The SLIC internal bias current with the direction of the current defined as positive when floating into the terminal RSN.

Programmable overhead voltage(POV)

With the POV function the overhead voltage can be increased.

If the POV pin is left open the overhead voltage is internally set to 1.1 $V_{Peak.}$ The overhead voltage is equal in on-hook and off-hook. If a resistor R_{OV} is connected between the POV pin and AGND, the overhead voltage can be set to higher values, typical values can be seen in figure 10. The R_{OV} and corresponding V_{TRO} (signal headroom) are typical values for THD <1% and the signal frequency 1000Hz.

Observe that the 4-wire output terminal V $_{\rm TX}$ can not handle more than 3.2 V $_{\rm peak}$. So if the gain 2-wire to 4-wire is 0dB, 3.2 V $_{\rm peak}$ is maximum also for the 2-wire side. Signal levels between 3.2 and 6.4 V $_{\rm peak}$ on the 2-wire side can be handled with the PTG shorted so that the gain G $_{\rm 2-4S}$ become -6.02dB. Please note that the 2-wire impedance, R $_{\rm R}$ and the 4-wire to 4-wire gain has to be recalculated if the PTG is shorted.

Please note that the maximum signal current at the 2-wire side can not be greater than 9 mA.

How to use POV:

- Decide what overhead voltage(V_{TRO}) is needed. The POV function is only needed if the overhead voltage exceeds 1.1 V_{Peak}
- 2. In figure 10 the corresponding $R_{\rm OV}$ for the decided $V_{\rm TRO}$ can be found.
- If the overhead voltage exceeds 3.2 V_{Peak}, the G_{2-4S} gain has to be changed to -6.02dB by connecting the PTG pin to AGND. Please note that the 2-wire impedance, R_R and the 4-wire to 4-wire gain has to be recalculated.

Analog Temperature Guard

The widely varying environmental conditions in which SLICs operate may lead to the chip temperature limitations being exceeded. The PBL 386 21/2 SLIC reduce the dc line current when the chip temperature reaches approximately 145°C and increases it again automatically when the temperature drops. Accordingly transmission is not lost under high ambient temperature conditions.

The detector output, DET, is forced to a logic low level when the temperature guard is active.

Loop Monitoring Functions

The loop current, ground key and ring trip detectors report their status through a common output, DET. The detector to be connected to DET is selected via the three bit wide control interface C1, C2 and C3. Please refer to section Control Inputs for a description of the control interface.

Loop Current Detector

The loop current detector is indicating that the telephone is off hook and that current is flowing in the loop by putting the output DET to a logical low level when selected. The loop current threshold value, $I_{\rm LTh},$ at which the loop current detector changes state is programmable by selecting the value of resistor $R_{\rm LD}.R_{\rm LD}$ connects between pin PLD and ground and is calculated according to

$$R_{LD}\,=\frac{500}{I_{LTh}}$$

The current detector is internally filtered and is not influenced by the ac signal at the two wire side.

Ground Key Detector

The ground key detector is indicating when the ground key is pressed (active) by putting the output pin DET to a logical high level when selected. The ground key detector circuit senses the difference in TIPX and RINGX currents. When the current at the RINGX side exceeds the current at the TIPX side with the threshold value the detector is triggered. For threshold current values, please refer to the datasheet.

Ring Trip Detector

Ring trip detection is accomplished by connecting an external network to a comparator in the SLIC with inputs DT and DR. The ringing source can be balanced or unbalanced superimposed on $V_{\rm B}$ or GND. The unbalanced ringing source may be applied to either the ring lead or the tip lead with return via the other wire. A ring relay driven by the SLIC ring relay driver connects the ringing source to tip and ring.

The ring trip function is based on a polarity change at the comparator input when the line goes off-hook. In the on-hook state no dc current flows through the loop and the voltage at comparator input DT is more positive than the voltage at input DR. When the line goes off-hook, while the ring relay






Figure 10. Programmable overhead voltage (POV). $R_i = 600 \Omega$ or ∞ .

is energized, dc current flows and the comparator input voltage reverses polarity.

Figure 11 gives an example of a ring trip detection network. This network is applicable, when the ring voltage is superimposed on V_B and is injected on the ring lead of the two-wire port. The dc voltage across sense resistor $\boldsymbol{R}_{\text{RT}}$ is monitored by the ring trip comparator input DT and DR via the network R_1 , R_2 , R_3 , R_4 , C_1 and C_2 . With the line on-hook (no dc current) DT is more positive than DR and the DET output will report logic level high, i.e. the detector is not tripped. When the line goes off-hook, while ringing, a dc current will flow through the loop including sense resistor R_{RT} and will cause input DT to become more negative than input DR. This changes output DET to logic level low, i.e. tripped detector condition. The system controller (or line card processor) responds by deenergizing the ring relay, i.e. ring trip.

Complete filtering of the 20 Hz ac component at terminal DT and DR is not necessary. A toggling DET output can be examined by a software routine to determine the duty cycle. When the DET output is at logic level low for more than half the time, off-hook condition is indicated.

Relay driver

The PBL 386 21/2 SLIC incorporates a ring relay driver designed as open collector (npn) with a current sinking capability of 50 mA. The drive transistor emitter is connected to BGND. The relay driver has an internal zener diode clamp for inductive kick-back voltages. Care must be taken when using the relay driver together with relays that have high impedance.

Control Inputs

The PBL 386 21/2 SLIC has three digital control inputs, C1, C2 and C3.

A decoder in the SLIC interprets the control input condition and sets up the commanded operating state.

C1 to C3 are internal pull-up inputs.

Open Circuit State

In the Open Circuit State the TIPX and RINGX line drive amplifiers as well as other circuit blocks are powered down. This causes the SLIC to present a high impedance to the line. Power dissipation is at a minimum and no detectors are active.

Ringing State

The ring relay driver and the ring trip detector are activated and the ring trip detector is indicating off hook with a logic low level at the detector output.

As the SLIC do not have any stand by state the SLIC will remain in the active normal state.

Active States

TIPX is the terminal closest to ground and sources loop current while RINGX is the more negative terminal and sinks loop current. Vf signal transmission is normal. The loop current or the ground key detector is activated. The loop current detector is indicating off hook with a logic low level and the ground key detector is indicating active ground key with a logic high level present at the detector output.






Figure 11. single-channel subscriber line interface with PBL 386 21/2 and combination CODEC/filter.

Overvoltage Protection

The PBL 386 21/2 SLIC must be protected against overvoltages on the telephone line caused by lightning, ac power contact and induction. Refer to Maximum Ratings, TIPX and RINGX terminals, for maximum allowable continuous and transient currents that may be applied to the SLIC.

Secondary Protection

The circuit shown in figure 11 utilizes series resistors together with a programmable overvoltage protector (e.g Power Innovations TISPPBL2), serving as a secondary protection.

The TISPPBL2 is a dual forward-conducting buffered p-gate overvoltage protector. The protector gate references the protection (clamping) voltage to negative supply voltage (i.e the battery voltage, $V_{\rm B}$).

As the protection voltage will track the negative supply voltage the overvoltage stress on the SLIC is minimized.

Positive overvoltages are clamped to ground by a diode. Negative overvoltages are initially clamped close to the SLIC negative supply rail voltage and the protector will crowbar into a low voltage on-state condition, by firing an internal thyristor.

A gate decoupling capacitor, $C_{\rm GG}$, is needed to carry enough charge to supply a high enough current to quickly turn on the thyristor in the protector. $C_{\rm GG}$ shall be placed close to the overvoltage protection device. Without the capacitor even the low inductance in the track to the $V_{\rm Bat}$ supply will limit the current and delay the activation of the thyristor clamp.

The fuse resistors R_{F} serve the dual purposes of being non- destructive energy dissipators, when transients are clamped and of being fuses, when the line is exposed to a power cross.

If a PTC is choosen for $R_{\rm F}$, note that it is important to always use PTC's in series with resistors not sensitive to temperature, as the PTC will act as a capacitance for fast transients and therefore will not protect the SLIC.






Figure 12. Battery feed characteristics (without the protection resistors on the line).




Figure 13. CODEC receive interface.



Power-up Sequence

No special power-up sequence is necessary except that ground has to be present before all other power supply voltages.

Printed Circuit Board Layout

Care in PCB layout is essential for proper function. The components connecting to the RSN input should be placed in close proximity to that pin, such that no interference is injected into the RSN pin. Ground plane surrounding the RSN pin is advisable.

Analog ground (AGND) should be connected to battery ground (BGND) on the PCB in one point. The capacitors for the battery should be connected with short wide leads of the same length.

Ordering Information

Package	Temp. Range	Part No.
24 pin SSOP Tape & Reel	-40° - +85° C	PBL 386 21/2SHT
24 pin SOIC Tube	-40° - +85° C	PBL 386 21/2SOS
24 pin SOIC Tape & Reel	-40° - +85° C	PBL 386 21/2SOT
28 pin PLCC Tube	-40° - +85° C	PBL 386 21/2QNS
28 pin PLCC Tape & Reel	-40° - +85° C	PBL 386 21/2QNT

Information given in this data sheet is believed to be accurate and reliable. However no responsibility is assumed for the consequences of its use nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Ericsson Microelectronics AB. These products are sold only according to Ericsson Microelectronics AB' general conditions of sale, unless otherwise confirmed in writing.

Specifications subject to change without notice.

1522-PBL 386 21/2 Uen Rev. A © Ericsson Microelectronics AB 1999

This product is an original Ericsson product protected by US, European and other patents.



Ericsson Microelectronics AB SE-164 81 Kista-Stockholm, Sweden Telephone: +46 8 757 50 00