

July 1988 Revised August 2000

100344

Low Power 8-Bit Latch with Cut-Off Drivers

General Description

The 100344 contains eight D-type latches, individual inputs $(\underline{D_n}),$ outputs $(Q_n),$ a common enable pin $(\overline{E}),$ latch enable $(\overline{LE}),$ and output enable pin $(\overline{OEN}).$ A Q output follows its D input when both \overline{E} and \overline{LE} are LOW. When either \overline{E} or \overline{LE} (or both) are HIGH, a latch stores the last valid data present on its D input prior to \overline{E} or \overline{LE} going HIGH.

A HIGH on $\overline{\text{OEN}}$ holds the outputs in a cut-off state. The cut-off state is designed to be more negative than a normal ECL LOW level. This allows the output emitter-followers to turn off when the termination supply is -2.0V, presenting a high impedance to the data bus. This high impedance reduces termination power and prevents loss of low state noise margin when several loads share the bus.

The 100344 outputs are designed to drive a doubly terminated 50Ω transmission line (25 Ω load impedance). All inputs have 50 $k\Omega$ pull-down resistors.

Features


- Cut-off drivers
- Drives 25Ω load
- Low power operation
- 2000V ESD protection
- Voltage compensated operating range = -4.2V to -5.7V

Ordering Code:


Order Number	Package Number	Package Description
100344PC	N24E	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-010, 0.400 Wide
100344QC	V28A	28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square
100344QI		28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square Industrial Temperature Range (–40°C to +85°C)

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagrams



Logic Symbol



Pin Descriptions

Pin Names	Description
D ₀ -D ₇	Data Inputs
E	Enable Input
LE	Latch Enable Input
OEN	Output Enable Input
$Q_0 - Q_7$	Data Outputs


Truth Table

	Inputs			Outputs
D _n	Ē	LE	OEN	Q _n
L	L	L	L	L
Н	L	L	L	Н
X	Н	Х	L	Latched (Note 1)
Χ	Х	Н	L	Latched (Note 1)
Χ	Х	Χ	Н	Cutoff

H = HIGH Voltage level
L = LOW Voltage level
Cutoff = lower-than-LOW state
X = Don't Care

Note 1: Retains data present before either \overline{LE} or \overline{E} go HIGH.

Logic Diagram



Absolute Maximum Ratings(Note 2)

 $\begin{array}{lll} \mbox{Storage Temperature } (T_{STG}) & -65^{\circ}\mbox{C to } +150^{\circ}\mbox{C} \\ \mbox{Maximum Junction Temperature } (T_{J}) & +150^{\circ}\mbox{C} \\ \mbox{V}_{EE} \mbox{ Pin Potential to Ground Pin} & -7.0\mbox{V to } +0.5\mbox{V} \\ \mbox{Input Voltage (DC)} & \mbox{V}_{EE} \mbox{ to } +0.5\mbox{V} \\ \mbox{Output Current (DC Output HIGH)} & -100\mbox{ mA} \\ \mbox{ESD (Note 3)} & \geq 2000\mbox{V} \end{array}$

Recommended Operating Conditions

Case Temperature (T_C)

 $\begin{tabular}{lll} Commercial & 0°C to +85°C \\ Industrial & -40°C to +85° \\ Supply Voltage (V_{EE}) & -5.7V to -4.2V \\ \end{tabular}$

Note 2: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3: ESD testing conforms to MIL-STD-883, Method 3015.

Commercial Version

DC Electrical Characteristics (Note 4)

 $V_{EE} = -4.2 V$ to -5.7 V, $V_{CC} = V_{CCA} = GND$, $T_{C} = 0 ^{\circ} C$ to $+85 ^{\circ} C$

Symbol	Parameter	Min	Тур	Max	Units	Conditions		
V _{OH}	Output HIGH Voltage	-1025	-955	-870	mV	V _{IN} = V _{IH} (Max)	Loading with	
V _{OL}	Output LOW Voltage	-1830	-1705	-1620	mV	or V _{IL} (Min)	25Ω to $-2.0V$	
V _{OHC}	Output HIGH Voltage	-1035			mV	V _{IN} = V _{IH} (Min)	Loading with	
V _{OLC}	Output LOW Voltage			-1610	mV	or V _{IL} (Max)	25Ω to -2.0V	
V _{OLZ}	Cutoff LOW Voltage			-1950	mV	V _{IN} = V _{IH} (Min)	OEN = HIGH	
						or V _{IL} (Max)		
V _{IH}	Input HIGH Voltage	-1165		-870	mV	Guaranteed HIGH Si	gnal for All Inputs	
V _{IL}	Input LOW Voltage	-1830		-1475	mV	Guaranteed LOW Sig	gnal for All Inputs	
I _{IL}	Input LOW Current	0.50			μΑ	$V_{IN} = V_{IL}$ (Min)		
I _{IH}	Input HIGH Current			240	μΑ	V _{IN} = V _{IH} (Max)		
I _{EE}	Power Supply Current					Inputs Open		
		-178		-85	mA	$V_{EE} = -4.2V \text{ to } -4.8V$	1	
		-185		-85		$V_{EE} = -4.2V \text{ to } -5.7V$	1	

Note 4: The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

AC Electrical Characteristics

 $V_{EE} = -4.2V$ to -5.7V, $V_{CC} = V_{CCA} = GND$

Symbol	Parameter		T _C = 0°C		T _C = +25°C		T _C = +85°C		Units	Conditions
Cymbol	i arameter		Min	Max	Min	Max	Min	Max	Oilles	Conditions
t _{PLH} t _{PHL}	Propagation Delay D _n to Output		0.90	2.10	0.90	2.10	1.00	2.30	ns	Figures 1, 2 (Note 5)
t _{PLH} t _{PHL}	Propagation Delay LE, E to Output		1.60	3.10	1.60	3.10	1.80	3.40	ns	Figures 1, 4 (Note 5)
t _{PZH}	Propagation Delay		1.60	4.20	1.60	4.20	1.60	4.20	ns	Figures 1, 2
t_{PHZ}	OEN to Output		1.00	2.70	1.00	2.70	1.00	2.70	115	(Note 5)
t _{TLH} t _{THL}	Transition Time 20% to 80%, 80% to 20%		0.45	2.00	0.45	2.00	0.45	2.00	ns	Figures 1, 3
t _S	Setup Time	D ₀ -D ₇	1.00		1.00		1.10		ns	Figures 1, 3
t _H	Hold Time	D ₀ -D ₇	0.10		0.10		0.10		ns	Figures 1, 3
t _{PW} (H)	Pulse Width HIGH LE, E		2.00		2.00		2.00		ns	Figures 1, 3

Note 5: The propagation delay specified is for single output switching. Delays may vary up to 300 ps with multiple outputs switching.


Commercial Version (Continued) PLCC AC Electrical Characteristics

 $V_{EE} = -4.2V$ to -5.7V, $V_{CC} = V_{CCA} = GND$

Symbol	Parameter		T _C = 0°C		T _C = +25°C		T _C = +85°C		Units	Conditions
Symbol			Min	Max	Min	Max	Min	Max	Units	Conditions
t _{PLH}	Propagation Delay	ation Delay		4.00	0.90		4.00	0.40		Figures 1, 2
t _{PHL}	D _n to Output		0.90 1.90	1.90	0.90	1.90	1.00	2.10	ns	(Note 6)
t _{PLH}	Propagation Delay		1.60	2.90	1.60	2.90	1.80	3.20	ns	Figures 1, 4
t _{PHL}	LE, E to Output		1.00	2.90	1.00	2.90	1.00	3.20	IIS	(Note 6)
t _{PZH}	Propagation Delay		1.60	4.00	1.60	4.00	1.60	4.00		Figures 1, 2
t _{PHZ}	OEN to Output		1.00	2.50	1.00	2.50	1.00	2.50	ns	(Note 6)
t _{TLH}	Transition Time		0.45	1.90	0.45	1.90	0.45	1.90	ns	Figures 1, 3
t _{THL}	20% to 80%, 80% to 20%		0.45	1.90	0.45	1.90	0.45	1.90	115	rigules 1, 3
t _S	Setup Time	D ₀ -D ₇	0.90		0.90		1.00		ns	Figures 1, 3
t _H	Hold Time	D ₀ -D ₇	0.00		0.00		0.00		ns	Figures 1, 3
t _{PW} (H)	Pulse Width HIGH	dth HIGH			2.00		2.00		ns	Figures 1, 3
	LE, E		2.00		2.00		2.00		115	rigules 1, 3
t _{OSHL}	Maximum Skew Common Edge Output-to-Output Variation Data to Output Path		330							PLCC Only
				330	330	ps	(Note 7)			
t _{OSLH}	Maximum Skew Common Edge Output-to-Output Variation									PLCC Only
				330		330		330	ps	(Note 7)
	Data to Output Path									
t _{ost}	Maximum Skew Opposite Edge Output-to-Output Variation									PLCC Only
				330		330		330	ps	(Note 7)
	Data to Output Path									
t _{PS}	Maximum Skew Pin (Signal) Transition Variation									PLCC Only
				230		230		230	ps	(Note 7)
	Data to Output Path									

Note 6: The propagation delay specified is for single output switching. Delays may vary up to 300 ps with multiple outputs switching. Note 7: Output-to-Output Skew is defined as the absolute value of the difference between the actual propagation delay for any outputs within the same packaged device. The specifications apply to any outputs switching in the same direction either HIGH-to-LOW (tooshL), or LOW-to-HIGH (toosh), or in opposite directions both HL and LH (toosh). Parameters toosh and to guaranteed by design.

Test Circuitry



Note:

- V_{CC} , $V_{CCA} = +2V$, $V_{EE} = -2.5V$
- L1 and L2 = equal length 50Ω impedance lines
- $R_T = 50\Omega$ terminator internal to scope
- Decoupling 0.1 μF from GND to V_{CC} and V_{EE}
- All unused outputs are loaded with 25Ω to GND
- $\bullet \quad C_L = \text{Fixture and stray capacitance} \leq 3 \text{ pF}$

FIGURE 1. AC Test Circuit

Switching Waveforms




FIGURE 2. Propagation Delay and Cutoff Times

FIGURE 3. Setup, Hold and Pulse Width Times






FIGURE 4. Propagation Delay LE, E to Q



Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square Package Number V28A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

7

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com