FAIRCHILD

SEMICONDUCTOR

October 1989 Revised August 2000

100371 Low Power Triple 4-Input Multiplexer with Enable

General Description

The 100371 contains three 4-input multiplexers which share a common decoder (inputs ${\sf S}_0$ and ${\sf S}_1$). Output buffer gates provide true and complement outputs. A HIGH on the Enable input (\overline{E}) forces all true outputs LOW (see Truth Table). All inputs have 50 k Ω pull-down resistors.

Features


- 35% power reduction of the 100171
- 2000V ESD protection
- Pin/function compatible with 100171
- Voltage compensated operating range = -4.2V to -5.7V
- Available to industrial grade temperature range

Ordering Code:


Order Number	Package Number	Package Description
100371SC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
100371PC	N24E	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-010, 0.400 Wide
10371QC	V28A	28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square
10371QI	V28A	28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square Industrial Temperature Range (-40°C to +85°C)

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbol







© 2000 Fairchild Semiconductor Corporation DS010148



Truth Table					
		Inputs		Outputs	
	Ē	S ₀	S ₁	Zn	
	L	L	L	I _{0x}	
	L	Н	L	I _{1x}	
	L	L	н	I _{2x}	
	L H	н х	н х	I _{3x} L	
H = HIGH Voltage Level		χ	X	-	
L = LOW Voltage Level X = Don't Care					
	-				
Logic Diagran	n				
				l2a l1a l0	

Absolute Maximum Ratings(Note 1)

Storage Temperature (T _{STG})	_
Maximum Junction Temperature (T _J)	
V _{EE} Pin Potential to Ground Pin	
Input Voltage (DC)	
Output current (DC Output HIGH)	
ESD (Note 2)	

-65°C to +150°C +150°C -7.0V to +0.5V V_{EE} to +0.5V -50 mA ≥2000V

Recommended Operating Conditions

Case Temperature (T _C)
Commercial
Industrial
Supply Voltage (V _{EE})

0°C to +85°C -40°C to +85°C -5.7V to -4.2V

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: ESD testing conforms to MIL-STD-883, Method 3015.

Commercial Version

DC Electrical Characteristics (Note 3)

$V_{EE} = -4.$	2V to $-5.7V$, $V_{CC} = V_{CCA} = GND$,	$T_C = 0^{\circ}C$	to +85°C						
Symbol	Parameter	Min	Тур	Max	Units	Conditions			
V _{OH}	Output HIGH Voltage	-1025	-955	-870	mV	V _{IN} =V _{IH} (Max)	Loading with		
V _{OL}	Output LOW Voltage	-1830	-1705	-1620	mV	or V _{IL} (Min)	50Ω to -2.0V		
V _{OHC}	Output HIGH Voltage	-1035			mV	V _{IN} = V _{IH} (Min)	Loading with		
V _{OLC}	Output LOW Voltage			-1610	mV	or V _{IL} (Max) 50Ω to -2.0			
V _{IH}	Input HIGH Voltage	-1165		-870	mV	Guaranteed HIGH Signal			
						for All Inputs			
V _{IL}	Input LOW Voltage	-1830		-1475	mV	Guaranteed LOW Signal			
						for All Inputs			
IIL	Input LOW Current	0.50			μΑ	V _{IN} = V _{IL} (Min)			
I _{IH}	Input HIGH Current								
	I _{0X} –I _{3X}			340	μΑ	V _{IN} = V _{IH} (Max)			
	S ₀ , S ₁ , E			300					
I _{EE}	Power Supply Current	-75		-39	mA	Inputs Open			

Note 3: The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

DIP AC Electrical Characteristics

$V_{FF} = -4.2V$ to $-5.7V$, $V_{CC} = V$	CCA = GND
$v_{\rm FE} = -7.2 v (0 - 0.1 v, v_{\rm CC} = v$	CCA = Oric

Symbol	Parameter	$T_C = 0^{\circ}C$		T _C = +25°C		$T_C = +85^{\circ}C$		Units	Conditions
		Min	Max	Min	Max	Min	Max	Units	Conditions
t _{PLH} t _{PHL}	Propagation Delay I _{0x} –I _{3x} to Output	0.45	1.50	0.45	1.50	0.45	1.60	ns	
t _{PLH} t _{PHL}	Propagation Delay S ₀ , S ₁ to Output	0.90	2.40	0.90	2.40	1.00	2.60	ns	Figures 1, 2 (Note 4)
t _{PLH} t _{PHL}	Propagation Delay E to Output	0.65	2.30	0.65	2.30	0.75	2.40	ns	
t _{TLH} t _{THL}	Transition Time 20% to 80%, 80% to 20%	0.35	1.20	0.35	1.20	0.35	1.20	ns	Figures 1, 2

Note 4: The propagation delay specified is for single output switching. Delays may vary up to 300 ps with multiple outputs switching.

100371

Commercial Version (Continued) SOIC and PLCC AC Electrical Characteristics V_{FE} = -4.2V to -5.7V, V_{CC} = V_{CCA} = GND

Symbol	Parameter	T _C =	= 0°C	T _C = -	+25°C	$T_C = +85^{\circ}C$		Units	Conditions
Cymbol		Min	Max	Min	Max	Min	Max	Onits	Conditions
t _{PLH}	Propagation Delay	0.45	1.30	0.45	1.30	0.45	1.40	ns	
t _{PHL}	I_{0x} – I_{3x} to Output	0.45	1.50	0.45	1.50	0.45	1.40	115	
t _{PLH}	Propagation Delay	0.90	2.20	0.90	2.20	1.00	2.40	ns	Figures 1, 2
t _{PHL}	S ₀ , S ₁ to Output	0.50	2.20	0.30	2.20	1.00	2.40	113	(Note 5)
t _{PLH}	Propagation Delay	0.65	2.10	0.65	2.10	0.75	2.20	ns	
t _{PHL}	E to Output	0.65	2.10	0.65	2.10	0.75	2.20	115	
t _{TLH}	Transition Time	0.35	1.10	0.35	1.10	0.35	1.10		Figures 1, 2
t _{THL}	20% to 80%, 80% to 20%	0.35	1.10	0.35	1.10	0.35	1.10	ns	Figures 1, 2
tOSHL	Maximum Skew Common Edge								PLCC only
	Output-to-Output Variation		400		400		400	ps	(Note 6)
	Data to Output Path								
t _{OSLH}	Maximum Skew Common Edge								PLCC only
	Output-to-Output Variation		490		490		490	ps	(Note 6)
	Data to Output Path								
t _{OST}	Maximum Skew Opposite Edge								PLCC only
	Output-to-Output Variation		490		490		490	ps	(Note 6)
	Data to Output Path								
t _{PS}	Maximum Skew								PLCC only
	Pin (Signal) Transition Variation		430		430		430	ps	(Note 6)
	Data to Output Path								

Note 5: The propagation delay specified is for single output switching. Delays may vary up to 300 ps with multiple outputs switching.

Note 6: Output-to-Output Skew is defined as the absolute value of the difference between the actual propagation delay for any outputs within the same packaged device. The specifications apply to any outputs switching in the same direction either HIGH-to-LOW (t_{OSHL}), or LOW-to-HIGH (t_{OSLH}), or in opposite directions both HL and LH (t_{OST}). Parameters t_{OST} and t_{PS} guaranteed by design.

Industrial Version

PLCC DC Electrical Characteristics (Note 7) $V_{EE} = -4.2V$ to -5.7V, $V_{CC} = V_{CCA} = GND$, $T_C = -40^{\circ}C$ to $+85^{\circ}C$

Symbol	Parameter		$T_C = -40^{\circ}C$		$T_C = 0^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions		
Symbol			Min	Max	Min	Max	Units	conditions		
V _{OH}	Output HIGH Voltage		-1085	-870	-1025	-870	mV	V _{IN} =V _{IH} (Max)	Loading with	
V _{OL}	Output LOW Voltage		-1830	-1575	-1830	-1620	mV	or V _{IL} (Min)	50Ω to -2.0V	
V _{OHC}	Output HIGH Voltage		-1095		-1035		mV	$V_{IN} = V_{IH}$ (Min)	Loading with	
V _{OLC}	Output LOW Voltage			-1565		-1610	mV	or V _{IL} (Max) 50Ω to –2		
V _{IH}	Input HIGH Voltage		-1170	-870	-1165	-870	mV	Guaranteed HIGH Signal		
								for All Inputs		
VIL	Input LOW Voltage		-1830	-1480	-1830	-1475	mV	Guaranteed LOW S	ignal	
								for All Inputs		
IIL	Input LOW Current		0.50		0.50		μΑ	$V_{IN} = V_{IL}$ (Min)		
I _{IH}	Input HIGH Current									
		I _{0X} –I _{3X}		340		340	μA	$V_{IN} = V_{IH}$ (Max)		
		S ₀ , S ₁ , E		300		300				
I _{EE}	Power Supply Current		-75	-35	-75	-39	mA	Inputs Open		

Note 7: The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

PLCC AC Electrical Characteristics

$V_{EE} = -4.2V$ to $-5.7V$, $V_{CC} = V_{CCA} = GND$	

Symbol	Parameter	T _C = -	T _C = -40°C		T _C = +25°C		T _C = +85°C		Conditions
		Min	Max	Min	Max	Min	Max	Units	Conditions
t _{PLH} t _{PHL}	Propagation Delay I _{0x} –I _{3x} to Output	0.40	1.30	0.45	1.30	0.45	1.40	ns	
t _{PLH} t _{PHL}	Propagation Delay S ₀ , S ₁ to Output	0.70	2.20	0.90	2.20	1.00	2.40	ns	Figures 1, 2 (Note 8)
t _{PLH} t _{PHL}	Propagation Delay E to Output	0.65	2.10	0.65	2.10	0.75	2.20	ns	
t _{TLH} t _{THL}	Transition Time 20% to 80%, 80% to 20%	0.20	1.60	0.35	1.10	0.35	1.10	ns	Figures 1, 2

Note 8: The propagation delay specified is for single output switching. Delays may vary up to 300 ps with multiple outputs switching.

100371

www.fairchildsemi.com

5

