

April 1992 Revised November 1999

74ABT16244

16-Bit Buffer/Line Driver with 3-STATE Outputs

General Description

The ABT16244 contains sixteen non-inverting buffers with 3-STATE outputs designed to be employed as a memory and address driver, clock driver, or bus oriented transmitter/receiver. The device is nibble controlled. Individual 3-STATE control inputs can be shorted together for 8-bit or 16-bit operation.

Features


- Separate control logic for each nibble
- 16-bit version of the ABT244
- Outputs sink capability of 64 mA, source capability of 32 mA
- Guaranteed output skew
- Guaranteed multiple output switching specifications
- Output switching specified for both 50 pF and 250 pF loads
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed latchup protection
- High impedance glitch free bus loading during entire power up and power down cycle
- Non-destructive hot insertion capability

Ordering Code:

Order Number	Package Number	Package Description
74ABT16244CSSC	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74ABT16244CMTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices are also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbol



Connection Diagram



Pin Descriptions

Pin Names	Description
\overline{OE}_n	Output Enable Inputs (Active LOW)
I ₀ -I ₁₅	Inputs
O ₀ -O ₁₅	Outputs

Truth Tables

In	puts	Outputs
OE ₁	I ₀ –I ₃	O ₀ -O ₃
L	L	L
L	Н	Н
Н	X	Z

In	puts	Outputs
OE ₂	I ₄ –I ₇	O ₄ -O ₇
L	L	L
L	Н	Н
Н	X	Z

Inp	outs	Outputs
ŌE ₃	I ₈ -I ₁₁	O ₈ -O ₁₁
L	L	L
L	Н	Н
Н	X	Z


Ir	Outputs	
OE ₄	I ₁₂ -I ₁₅	O ₁₂ -O ₁₅
L	L	L
L	Н	Н
Н	X	Z

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial Z = High Impedance

Functional Description

The ABT16244 contains sixteen non-inverting buffers with 3-STATE outputs. The device is nibble (4 bits) controlled with each nibble functioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation.

Logic Diagram



Absolute Maximum Ratings(Note 1)

 $\begin{array}{lll} \mbox{Storage Temperature} & -65^{\circ}\mbox{C to } +150^{\circ}\mbox{C} \\ \mbox{Ambient Temperature under Bias} & -55^{\circ}\mbox{C to } +125^{\circ}\mbox{C} \\ \mbox{Junction Temperature under Bias} & -55^{\circ}\mbox{C to } +150^{\circ}\mbox{C} \\ \end{array}$

 V_{CC} Pin Potential to Ground Pin -0.5V to +7.0V Input Voltage (Note 2) -0.5V to +7.0V

Input Current (Note 2)

-30 mA to +5.0 mA

Voltage Applied to Any Output

in the Disabled or

Power-Off State -0.5V to 5.5V in the HIGH State -0.5V to V_{CC}

Current Applied to Output

in LOW State (Max) twice the rated I_{OL} (mA)

DC Latchup Source Current -500 mA
Over Voltage Latchup (I/O) 10V

Recommended Operating Conditions

Free Air Ambient Temperature -40°C to $+85^{\circ}\text{C}$ Supply Voltage +4.5V to +5.5V

Minimum Input Edge Rate ($\Delta V/\Delta t$)

Data Input 50 mV/ns
Enable Input 20 mV/ns

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

ymbol	Para	meter	Min	Тур	Max	Units	v _{cc}	Conditions
H Input H	HIGH Voltage		2.0			V		Recognized HIGH Signal
L Input L	LOW Voltage				8.0	V		Recognized LOW Signal
D Input C	Clamp Diode Volt	age			-1.2	V	Min	I _{IN} = -18 mA
Output	ut HIGH Voltage		2.5			V	Min	$I_{OH} = -3 \text{ mA}$
			2.0			V	Min	$I_{OH} = -32 \text{ mA}$
Output	ut LOW Voltage				0.55	V	Min	I _{OL} = 64 mA
Input H	HIGH Current				1	μА	Max	V _{IN} = 2.7V (Note 3)
					1	μΛ	IVIAX	$V_{IN} = V_{CC}$
VI Input H	HIGH Current				7	μА	Max	V _{IN} = 7.0V
Breakd	kdown Test				•	μπ	IVIGA	
Input L	LOW Current				-1	μА	Max	V _{IN} = 0.5V (Note 3)
					-1		IVIGA	$V_{IN} = 0.0V$
D Input L	Leakage Test		4.75			V	0.0	$I_{ID} = 1.9 \mu A$
								All Other Pins Grounded
ZH Output	ut Leakage Curre	nt			10	μΑ	0 – 5.5V	$V_{OUT} = 2.7V; \overline{OE}_n = 2.0V$
ZL Output	ut Leakage Curre	nt			-10	μΑ	0 – 5.5V	$V_{OUT} = 0.5V; \overline{OE}_n = 2.0V$
S Output	ut Short-Circuit Cu	ırrent	-100		-275	mA	Max	V _{OUT} = 0.0V
EX Output	ut HIGH Leakage	Current			50	μА	Max	$V_{OUT} = V_{CC}$
Z Bus Dr	Orainage Test				100	μΑ	0.0	V _{OUT} = 5.5V
								All Other Pins GND
CH Power	er Supply Current				2.0	mA	Max	All Outputs HIGH
_{CL} Power	er Supply Current				60	mA	Max	All Outputs LOW
_{CZ} Power	er Supply Current				2.0	mA	Max	$\overline{OE}_n = V_{CC}$
								All Others at V _{CC} or GND
CT Additio	ional I _{CC} /Input	Outputs Enabled			2.5	mA		$V_I = V_{CC} - 2.1V$
		Outputs 3-STATE			2.5	mA	Max	Enable Input V _I = V _{CC} - 2.1V
		Outputs 3-STATE			50	μΑ		Data Input V _I = V _{CC} - 2.1V
								All Others at V _{CC} or GND
Dynam	mic I _{CC}	No Load				mA/	Man	Outputs Open, $\overline{OE}_n = GND$
(Note 3	3)				0.1	MHz	IVIAX	One Bit Toggling,
	•							50% Duty Cycle
Dynam	mic I _{CC}	Outputs 3-STATE Outputs 3-STATE			2.5 50	mA μA mA/	Max Max	$V_I = V_{CC} - 2.1V$ Enable Input V_I Data Input $V_I = V_{CC}$ All Others at V_{CC} Outputs Open, \overline{V}_{CC}

Note 3: Guaranteed but not tested.

DC Electrical Characteristics

Symbol	Parameter	Min	Тур	Max	Units	v _{cc}	Conditions $\mathbf{C_L} = 50 \; \mathbf{pF}, \; \mathbf{R_L} = 500 \Omega$
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}		0.4	0.7	V	5.0	T _A = 25°C (Note 4)
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	-1.3	-1.0		V	5.0	T _A = 25°C (Note 4)
V _{OHV}	Minimum HIGH Level Dynamic Output Voltage	2.7	3.0		V	5.0	T _A = 25°C (Note 5)
V _{IHD}	Minimum HIGH Level Dynamic Input Voltage	2.0	1.4		V	5.0	T _A = 25°C (Note 6)
VILD	Maximum LOW Level Dynamic Input Voltage		1.2	0.8	V	5.0	T _Δ = 25°C (Note 6)

Note 4: Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. One output at LOW. Guaranteed, but not tested.

Note 5: Max number of outputs defined as (n). n - 1 data inputs are driven 0V to 3V. One output HIGH. Guaranteed, but not tested.

Note 6: Max number of data inputs (n) switching. n-1 inputs switching 0V to 3V. Input-under-test switching: 3V to threshold (V_{ILD}) , 0V to threshold (V_{IHD}) .

AC Electrical Characteristics

Symbol	Parameter	T_A =+25°C V_{CC} =+5V C_L = 50 pF			$T_A = -40^{\circ}$ $V_{CC} = 4$ $C_L =$	Units	
		Min	Тур	Max	Min	Max	
t _{PLH}	Propagation	1.0	2.3	3.9	1.0	3.9	ns
t _{PHL}	Delay Data to Outputs	1.0	2.7	3.9	1.0	3.9	115
t _{PZH}	Output Enable	1.5	3.5	6.3	1.5	6.3	ns
t _{PZL}	Time	1.5	3.5	6.3	1.5	6.3	115
t _{PHZ}	Output Disable	1.0	4.2	6.7	1.0	6.7	ns
t_{PLZ}	Time	1.0	3.2	6.7	1.0	6.7	115

Extended AC Electrical Characteristics

Symbol	Parameter	-40° C to +85°C $V_{CC} = 4.5V - 5.5V$ $C_L = 50 \text{ pF}$ 16 Outputs Switching (Note 7)		$T_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $V_{CC} = 4.5\text{V-}5.5\text{V}$ $C_{L} = 250 \text{ pF}$ 1 Output Switching (Note 8)		$T_{A} = -40^{\circ}\text{C to} + 85^{\circ}\text{C}$ $V_{CC} = 4.5\text{V} - 5.5\text{V}$ $C_{L} = 250 \text{ pF}$ 16 Outputs Switching (Note 9)		Units	
		Min	Тур	Max	Min	Max	Min	Max	
f _{TOGGLE}	Max Toggle Frequency		100						MHz
t _{PLH}	Propagation Delay	1.5		5.0	1.5	6.0	2.5	8.0	ns
t _{PHL}	Data to Outputs	1.5		5.3	1.5	6.0	2.5	8.0	115
t _{PZH}	Output Enable Time	1.5		6.5	2.5	7.8	2.5	9.5	ns
t _{PZL}		1.5		6.5	2.5	7.8	2.5	8.5	115
t _{PHZ}	Output Disable Time	1.0		6.7	(Note	2 10)	(Not	e 10)	ns
t_{PLZ}		1.0		6.7	(1401)	5 10)	(1401)	e 10)	115

Note 7: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase

(i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).

Note 8: This specification is guaranteed but not tested. The limits represent propagation delay with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.

Note 9: This specification is guaranteed but not tested. The limits represent propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.) with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load.

Note 10: The 3-STATE delay times are dominated by the RC network (5000, 250 pF) on the output and have been excluded from the datasheet.

Skew

Symbol	Parameter	$T_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $V_{CC} = 4.5\text{V} - 5.5\text{V}$ $C_{L} = 50 \text{ pF}$ $16 \text{ Outputs Switching}$ (Note 11) Max	$T_A = -40$ °C to +85 °C $V_{CC} = 4.5V - 5.5V$ $C_L = 250$ pF 16 Outputs Switching (Note 12)	Units
t _{OSHL} (Note 13)	Pin to Pin Skew HL Transitions	1.0	1.5	ns
t _{OSLH} (Note 13)	Pin to Pin Skew LH Transitions	1.0	1.5	ns
t _{PS} (Note 14)	Duty Cycle LH-HL Skew	1.5	1.5	ns
t _{OST} (Note 13)	Pin to Pin Skew LH/HL Transitions	1.7	2.0	ns
t _{PV} (Note 15)	Device to Device Skew LH/HL Transitions	2.0	2.5	ns

Note 11: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.)

Note 12: These specifications guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load.

Note 13: Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device. The specification applies to any outputs switching HIGH to LOW (t_{OSHL}), LOW-to-HIGH (t_{OSLH}), or any combination switching LOW-to-HIGH and/or HIGH-to-LOW (t_{OST}). The specification is guaranteed but not tested.

Note 14: This describes the difference between the delay of the LOW-to-HIGH and the HIGH-to-LOW transition on the same pin. It is measured across all the outputs (drivers) on the same chip, the worst (largest delta) number is the guaranteed specification. This specification is guaranteed but not tested.


Note 15: Propagation delay variation for a given set of conditions (i.e., temperature and V_{CC}) from device to device. This specification is guaranteed but not tested


Capacitance

Symbol	Parameter	Тур	Units	Conditions $T_A = 25^{\circ}C$
C _{IN}	Input Capacitance	5.0	pF	V _{CC} = 5.0V
C _{OUT} (Note 16)	Output Capacitance	9.0	pF	V _{CC} = 5.0V

Note 16: C_{OUT} is measured at frequency f = 1 MHz; per MIL STD-883, Method 3012.

AC Loading OPEN NEGATIVE ALL OTHER 500Ω POSITIVE 500Ω PULSE 10% *Includes jig and probe capacitance $V_{M} = 1.5V$ FIGURE 2. Test Input Pulse Requirements FIGURE 1. Standard AC Test Load Amplitude Rep Rate t_W t_f 500 ns 2.5 ns 2.5 ns 1 MHz FIGURE 3. Test Input Signal Requirements **AC Waveforms** OUTPUT CONTROL Vm = 1.5V Vm = 1.5V t_{PLH} DATA OUT DATA OUT †_{PZL} DATA OUT FIGURE 4. Propagation Delay Waveforms for Inverting and Non-Inverting Functions FIGURE 6. 3-STATE Output HIGH and LOW Enable and Disable Times Vm = 1.5V CLOCK OR CONTROL INPUT DATA IN t_{h(L)} $t_{s(L)}$ ^th(H) Vm = 1.5V t_{s(H)} CLOCK OR CONTROL INPUT Vm = 1.5V DATA OUT MR, CLR Vm = 1.5V PRE FIGURE 5. Propagation Delay, Pulse Width Waveforms FIGURE 7. Setup Time, Hold Time and Recovery Time Waveforms





48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD48

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com