

March 1994 Revised November 1999

74ABT16374 16-Bit D-Type Flip-Flop with 3-STATE Outputs

General Description

The ABT16374 contains sixteen non-inverting D-type flipflops with 3-STATE outputs and is intended for bus oriented applications. The device is $\underline{\text{byte}}$ controlled. A buffered clock (CP) and Output Enable $(\overline{\text{OE}})$ are common to each byte and can be shorted together for full 16-bit operation.

Features


- Separate control logic for each byte
- 16-bit version of the ABT374
- Edge-triggered D-type inputs
- Buffered Positive edge-triggered clock
- High impedance glitch free bus loading during entire power up and power down cycle
- Non-destructive hot insertion capability
- Guaranteed latch-up protection

Ordering Code:

Order Number	Package Number	Package Description
74ABT16374CSSC	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74ABT16374CMTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Logic Symbol



Connection Diagram



Pin Descriptions

Pin Name	Description			
ŌEn	3-STATE Output Enable Input (Active LOW)			
CP _n	Clock Pulse Input (Active Rising Edge)			
D ₀ -D ₁₅	Data Inputs			
O ₀ -O ₁₅	3-STATE Outputs			

Functional Description

The ABT16374 consists of sixteen edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The device is byte controlled with each byte functioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation. Each byte has a buffered clock and buffered Output Enable common to all flip-flops within that byte. The description which follows applies to each byte. Each flip-flop will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP_n) transition. With the Output Enable $(\overline{\text{OE}}_n)$ LOW, the contents of the flip-flops are available at the outputs. When $\overline{\text{OE}}_{n}$ is HIGH, the outputs go to the high impedance state. Operation of the OE_n input does not affect the state of the flip-flops.

Truth Tables


	Inputs		Outputs
CP ₁	OE ₁	D ₀ -D ₇	O ₀ -O ₇
~	L	Н	Н
~	L	L	L
L	L	Х	(Previous)
Х	Н	Х	Z


	Inputs		Outputs
CP ₂	OE ₂	D ₈ -D ₁₅	O ₈ -O ₁₅
~	L	Н	Н
~	L	L	L
L	L	Χ	(Previous)
Х	Н	Χ	Z

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

- Z = High Impedance

Logic Diagrams





Absolute Maximum Ratings(Note 1)

Recommended Operating Conditions

Storage Temperature -65°C to +150°C

-55°C to +125°C Free Air Ambient Temperature -40°C to +85°C Ambient Temperature under Bias +4.5V to +5.5V -55°C to +150°C Supply Voltage Junction Temperature under Bias

-0.5V to +7.0V Minimum Input Edge Rate (Δ V/ Δ t) V_{CC} Pin Potential to Ground Pin

Input Voltage (Note 2) -0.5V to +7.0V Data Input 50 mV/ns Input Current (Note 2) -30 mA to +5.0 mA Enable Input 20 mV/ns Voltage Applied to Any Output Clock Input 100mV/ns

in the Disabled or

Power-Off State -0.5V to 5.5Vin the HIGH State $-0.5 \mbox{V}$ to $\mbox{V}_{\mbox{CC}}$

Current Applied to Output

in LOW State (Max) twice the rated I_{OL} (mA)

DC Latchup Source Current:

OE Pin -350 mA

Note 1: Absolute maximum ratings are values beyond which the device (Across Comm Operating Range) may be damaged or have its useful life impaired. Functional operation -500 mA under these conditions is not implied.

Other Pins

10V Note 2: Either voltage limit or current limit is sufficient to protect inputs. Over Voltage Latchup (I/O)

DC Electrical Characteristics

Symbol	Param	neter	Min	Тур	Max	Units	v _{cc}	Conditions
V _{IH}	Input HIGH Voltage		2.0			V		Recognized HIGH Signal
V _{IL}	Input LOW Voltage				8.0	V		Recognized LOW Signal
V _{CD}	Input Clamp Diode Vo	oltage			-1.2	V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage		2.5			V	Min	I _{OH} = -3 mA
			2.0			V	Min	I _{OH} = -32 mA
V _{OL}	Output LOW Voltage				0.55	V	Min	I _{OL} = 64 mA
I _{IH}	Input HIGH Current				1	μА	Max	V _{IN} = 2.7V (Note 3)
					1	μΛ	IVIAX	$V_{IN} = V_{CC}$
I _{BVI}	Input HIGH Current B	Breakdown Test			7	μΑ	Max	V _{IN} = 7.0V
I _{IL}	Input LOW Current				-1	μА	Max	V _{IN} = 0.5V (Note 3)
					-1	μΛ	IVIAX	V _{IN} = 0.0V
V_{ID}	Input Leakage Test		4.75			V	0.0	$I_{ID} = 1.9 \mu\text{A}$
								All Other Pins Grounded
I _{OZH}	Output Leakage Curr	ent			10	μΑ	0-5.5V	V _{OUT} = 2.7V; OE = 2.0V
I _{OZL}	Output Leakage Curr	ent			-10	μΑ	0-5.5V	V _{OUT} = 0.5V; OE = 2.0V
Ios	Output Short-Circuit (Current	-100		-275	mA	Max	V _{OUT} = 0.0V
I _{CEX}	Output HIGH Leakag	e Current			50	μΑ	Max	V _{OUT} = V _{CC}
I _{ZZ}	Bus Drainage Test				100	μΑ	0.0	V _{OUT} = 5.5V; All Others V _{CC} or GND
I _{CCH}	Power Supply Curren	nt			2.0	mA	Max	All Outputs HIGH
I _{CCL}	Power Supply Curren	nt			62	mA	Max	All Outputs LOW
I _{CCZ}	Power Supply Curren	t			2.0	mA	Max	$\overline{OE} = V_{CC}$; All Others at V_{CC} or GND
I _{CCT}	Additional I _{CC} /Input	Outputs Enabled			2.5	mA		$V_I = V_{CC} - 2.1V$
		Outputs 3-STATE			2.5	mA	Max	Enable Input V _I = V _{CC} - 2.1V
		Outputs 3-STATE			2.5	mA		Data Input V _I = V _{CC} - 2.1V
								All Others at V _{CC} or GND
I _{CCD}	Dynamic I _{CC}	No Load				mA/	Mau	Outputs Open
	(Note 3)				0.30	MHz	Max	OE = GND, (Note 4)
								One Bit Toggling, 50% Duty Cycle

Note 3: Guaranteed, but not tested.

Note 4: For 8-bit toggling, $I_{CCD} < 0.8 \ mA/MHz.$

AC Electrical Characteristics

(SSOP Package)

Symbol	Parameter		$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$			$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $V_{CC} = 4.5\text{V to } 5.5\text{V}$ $C_L = 50 \text{ pF}$	
		Min	Тур	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	150			150		MHz
t _{PLH}	Propagation Delay	1.8		6.2	1.8	6.2	20
t _{PHL}	CP to O _n	1.8		5.9	1.8	5.9	ns
t _{PZH}	Output Enable Time	1.2		5.6	1.2	5.6	20
t _{PZL}		1.6		5.3	1.6	5.3	ns
t _{PHZ}	Output Disable Time	2.2		7.1	2.2	7.1	20
t_{PLZ}		2.2		6.6	2.2	6.6	ns


AC Operating Requirements


Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$		$T_A = -40$ °C to +85°C $V_{CC} = 4.5$ V to 5.5V $C_L = 50$ pF		Units
		Min	Max	Min	Max	
t _S (H)	Setup Time, HIGH	1.1		1.1		ns
t _S (L)	or LOW D _n to CP	1.1		1.1		113
t _H (H)	Hold Time, HIGH	1.3		1.3		20
t _H (L)	or LOW D _n to CP	1.3		1.3		ns
t _W (H)	Pulse Width, CP	3.0		3.0		20
t _W (L)	HIGH or LOW	3.0		3.0		ns

Capacitance

	Symbol	Parameter	Тур	Units	Conditions (T _A = 25°C)
ľ	C _{IN}	Input Capacitance	5.0	pF	V _{CC} = 0V
ľ	C _{OUT} (Note 5)	Output Capacitance	11.0	pF	V _{CC} = 5.0V

Note 5: C_{OUT} is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012.





48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD48

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com