

March 1994 Revised November 1999

#### 74ABT240

## Octal Buffer/Line Driver with 3-STATE Outputs

### **General Description**

The ABT240 is an inverting octal buffer and line driver designed to be employed as a memory address driver, clock driver and bus oriented transmitter or receiver which provides improved PC board density.

#### **Features**


- Output sink capability of 64 mA, source capability of 32 mA
- Guaranteed latchup protection
- High impedance glitch free bus loading during entire power up and power down cycle
- Nondestructive hot insertion capability

### **Ordering Code:**

Order Number	Package Number	Package Description
74ABT240CSC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Body
74ABT240CSJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74ABT240CMSA	MSA20	20-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide
74ABT240CMTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

### **Connection Diagram**



#### **Pin Descriptions**

Pin Names	Description
$\overline{OE}_1, \overline{OE}_2$	3-STATE Output
	Enable Inputs
I <sub>0</sub> –I <sub>7</sub>	Inputs
$\overline{O}_0$ – $\overline{O}_7$	Outputs

#### **Truth Tables**

Inpo	uts	Outputs			
OE <sub>1</sub>	I <sub>n</sub>	(Pins 12, 14, 16, 18)			
L	L	Н			
L	Н	L			
Н	Χ	Z			

Inp	uts	Outputs (Pins 3, 5, 7, 9)			
OE <sub>2</sub>	l <sub>n</sub>	(rins 3, 5, 7, 9)			
L	L	Н			
L	Н	L			
Н	Х	Z			

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial Z = High Impedance

#### **Absolute Maximum Ratings**(Note 1)

-65°C to +150°C Storage Temperature Junction Temperature under Bias  $-55^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$ V<sub>CC</sub> Pin Potential to Ground Pin -0.5V to +7.0V

Input Voltage (Note 2) -0.5V to +7.0V

Input Current (Note 2) -30 mA to +5.0 mA

Voltage Applied to Any Output

in the Disabled or

Power-Off State -0.5V to 5.5V –0.5V to  $V_{\mbox{\footnotesize CC}}$ in the HIGH State

Current Applied to Output

in LOW State (Max) twice the rated I<sub>OL</sub> (mA)

DC Latchup Source Current

(Across Comm Operating Range)

Over Voltage Latchup (I/O)

### **Recommended Operating Conditions**

Free Air Ambient Temperature -40°C to +85°C Supply Voltage +4.5V to +5.5V

Minimum Input Edge Rate ( $\Delta V/\Delta t$ )

Data Input 50 mV/ns Enable Input 20 mV/ns

-150 mA Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

#### **DC Electrical Characteristics**

Symbol	Param	eter	Min	Тур	Max	Units	v <sub>cc</sub>	Conditions
V <sub>IH</sub>	Input HIGH Voltage		2.0			V		Recognized HIGH Signal
V <sub>IL</sub>	Input LOW Voltage				8.0	V		Recognized LOW Signal
V <sub>CD</sub>	Input Clamp Diode Vo	Itage			-1.2	V	Min	I <sub>IN</sub> = -18 mA
V <sub>OH</sub>	Output HIGH Voltage		2.5			V Min I <sub>OH</sub> = −3 mA		$I_{OH} = -3 \text{ mA}$
			2.0			V	Min	I <sub>OH</sub> = -32 mA
V <sub>OL</sub>	Output LOW Voltage				0.55	V	Min	I <sub>OL</sub> = 64 mA
I <sub>IH</sub>	Input HIGH Current				1	μА	Max	V <sub>IN</sub> = 2.7V (Note 3)
					1	μΑ	IVIAX	$V_{IN} = V_{CC}$
I <sub>BVI</sub>	Input HIGH Current Br	eakdown Test			7	μΑ	Max	V <sub>IN</sub> = 7.0V
I <sub>IL</sub>	Input LOW Current				-1	μА	Max	V <sub>IN</sub> = 0.5V (Note 3)
					-1	μА	IVIAX	V <sub>IN</sub> = 0.0V
V <sub>ID</sub>	Input Leakage Test		4.75			V	0.0	$I_{ID} = 1.9 \mu A$
								All Other Pins Grounded
I <sub>OZH</sub>	Output Leakage Curre	ent			10	μΑ	0 – 5.5V	$V_{OUT} = 2.7V; \overline{OE}_n = 2.0V$
I <sub>OZL</sub>	Output Leakage Curre	nt			-10	μΑ	0 – 5.5V	$V_{OUT} = 0.5V; \overline{OE}_n = 2.0V$
Ios	Output Short-Circuit C	urrent	-100		-275	mA	Max	V <sub>OUT</sub> = 0.0V
I <sub>CEX</sub>	Output HIGH Leakage	Current			50	μΑ	Max	V <sub>OUT</sub> = V <sub>CC</sub>
I <sub>ZZ</sub>	Bus Drainage Test				100	μΑ	0.0	V <sub>OUT</sub> = 5.5V; All Others GND
I <sub>CCH</sub>	Power Supply Current				50	μΑ	Max	All Outputs HIGH
I <sub>CCL</sub>	Power Supply Current				30	mA	Max	All Outputs LOW
I <sub>CCZ</sub>	Power Supply Current				50	μΑ	Max	OE <sub>n</sub> = V <sub>CC</sub> ;
								All Others at V <sub>CC</sub> or Ground
I <sub>CCT</sub>	Additional I <sub>CC</sub> /Input	Outputs Enabled			1.5	mA		$V_I = V_{CC} - 2.1V$
		Outputs 3-STATE			1.5	mA		Enable Input V <sub>I</sub> = V <sub>CC</sub> - 2.1V
		Outputs 3-STATE			50	μΑ	Max	Data Input V <sub>I</sub> = V <sub>CC</sub> - 2.1V
								All Others at V <sub>CC</sub> or Ground
I <sub>CCD</sub>	Dynamic I <sub>CC</sub>	No Load				mA/		Outputs Open
	(Note 3)			0.1	MHz	Max	OE <sub>n</sub> = GND, (Note 4)	
							One Bit Toggling, 50% Duty Cycle	

Note 3: Guaranteed, but not tested.

Note 4: For 8 bits toggling,  $I_{CCD} < 0.8 \text{ mA/MHz}.$ 


# **AC Electrical Characteristics**


Symbol	Parameter	$\begin{aligned} T_A &= +25^{\circ}C \\ V_{CC} &= +5V \\ C_L &= 50 \text{ pF} \end{aligned}$			$T_{A} = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = 4.5V - 5.5V$ $C_{L} = 50 \text{ pF}$		$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $V_{CC} = 4.5\text{V} -5.5\text{V}$ $C_L = 50 \text{ pF}$		Units
		Min	Тур	Max	Min	Max	Min	Max	
t <sub>PLH</sub>	Propagation Delay	1.0		4.8	0.8	5.5	1.0	4.8	
t <sub>PHL</sub>	Data to Outputs	1.6		4.8	1.0	5.5	1.6	4.8	ns
t <sub>PZH</sub>	Output Enable	1.1		6.2	0.8	7.5	1.1	6.2	
$t_{PZL}$	Time	1.1		6.2	0.8	7.7	1.1	6.2	ns
t <sub>PHZ</sub>	Output Disable	1.8		6.4	1.0	7.5	1.8	6.4	ns
$t_{PLZ}$	Time	1.6		5.8	1.0	7.2	1.6	5.8	115

# Capacitance


Symbol	Parameter	Тур	Units	Conditions T <sub>A</sub> = 25°C
C <sub>IN</sub>	Input Capacitance	5.0	pF	V <sub>CC</sub> = 0V
C <sub>OUT</sub> (Note 5)	Output Capacitance	9.0	pF	V <sub>CC</sub> = 5.0V


Note 5: C<sub>OUT</sub> is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012.






20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Body Package Number M20B





20-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide Package Number MSA20



# 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC20

Fairchild does not assume any responsibility for use of any circuity described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com