

November 1988 Revised November 1999

## 74AC169

# 4-Stage Synchronous Bidirectional Counter

# **General Description**

The AC169 is fully synchronous 4-stage up/down counter. The AC169 is a modulo-16 binary counter. It features a preset capability for programmable operation, carry lookahead for easy cascading and a U/D input to control the direction of counting. All state changes, whether in counting or parallel loading, are initiated by the LOW-to-HIGH transition of the Clock.

## **Features**


- $\blacksquare$  I<sub>CC</sub> reduced by 50%
- Synchronous counting and loading
- Built-In lookahead carry capability
- Presettable for programmable operation
- Outputs source/sink 24 mA

# **Ordering Code:**


Order Number	Package Number	Package Description
74AC169SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Body
74AC169SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74AC169MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74AC169PC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

## **Logic Symbols**



## **Connection Diagram**



## **Pin Descriptions**

	Pin Names	Description				
	CEP	Count Enable Parallel Input				
	CET Count Enable Trickle Input					
CP Clock Pulse Input						
P <sub>0</sub> –P <sub>3</sub> Parallel Data Inputs						
	PE	Parallel Enable Input				
	U/D	Up-Down Count Control Input				
	$Q_0-Q_3$	Flip-Flop Outputs				
	TC	Terminal Count Output				

FACT™ is a trademark of Fairchild Semiconductor Corporation.

#### **Functional Description**

The AC169 uses edge-triggered J-K-type flip-flops and have no constraints on changing the control or data input signals in either state of the Clock. The only requirement is that the various inputs attain the desired state at least a setup time before the rising edge of the clock and remain valid for the recommended hold time thereafter. The parallel load operation takes precedence over the other operations, as indicated in the Mode Select Table. When PE is LOW, the data on the  $P_0$ – $P_3$  inputs enters the flip-flops on the next rising edge of the Clock. In order for counting to occur, both CEP and CET must be LOW and PE must be HIGH; the  $U/\overline{D}$  input then determines the direction of counting. The Terminal Count (TC) output is normally HIGH and goes LOW, provided that CET is LOW, when a counter reaches zero in the Count Down mode or reaches 15 in the Count Up mode. The TC output state is not a function of the Count Enable Parallel (CEP) input level. If an illegal state occurs, the AC169 will return to the legitimate sequence within two counts. Since the  $\overline{\text{TC}}$  signal is derived by decoding the flip-flop states, there exists the possibility of decoding spikes on  $\overline{TC}$ . For this reason the use of  $\overline{TC}$  as a clock signal is not recommended (see logic equations below).


- 1. Count Enable = CEP •CET PE
- 2. Up:  $\overline{TC} = Q_0 \cdot Q_1 \cdot Q_2 Q_3 \cdot (Up) \cdot \overline{CET}$
- 3. Down:  $\overline{TC} = \overline{Q}_0 \bullet \overline{Q}_1 \bullet \overline{Q}_2 \bullet \overline{Q}_3 \bullet (Down) \bullet \overline{CET}$

#### **Mode Select Table**


PE	CEP	CET	U/D	Action on Rising
PE	CEP	CEI	טוט	Clock Edge
L	Х	Х	Х	Load (P <sub>n</sub> to Q <sub>n</sub> )
Н	L	L	Н	Count Up (Increment)
Н	L	L	L	Count Down (Decrement)
Н	Н	Χ	Х	No Change (Hold)
Н	Χ	Н	Х	No Change (Hold)

- H = HIGH Voltage Level L = LOW Voltage Level
- X = Immaterial

#### **State Diagram**



## **Logic Diagram**



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

#### **Absolute Maximum Ratings**(Note 1)

Supply Voltage ( $V_{CC}$ ) -0.5V to +7.0V

DC Input Diode Current (I<sub>IK</sub>)

 $\begin{array}{lll} V_{I} = -0.5V & -20 \text{ mA} \\ V_{I} = V_{CC} + 0.5V & +20 \text{ mA} \end{array} \label{eq:VI}$ 

-0.5 V to  $\text{V}_{\text{CC}} + 0.5 \text{V}$ 

DC Output Diode Current (IOK)

DC Input Voltage (V<sub>I</sub>)

DC Output Voltage ( $V_O$ ) -0.5V to  $V_{CC} + 0.5V$ 

DC Output Source

or Sink Current (I<sub>O</sub>) ±50 mA

 ${\rm DC}\ {\rm V}_{\rm CC}\ {\rm or}\ {\rm Ground}\ {\rm Current}$ 

per Output Pin (I $_{\rm CC}$  or I $_{\rm GND}$ )  $\pm 50$  mA Storage Temperature (T $_{\rm STG}$ )  $-65^{\circ}{\rm C}$  to  $+150^{\circ}{\rm C}$ 

Junction Temperature (T<sub>S</sub>TG)

PDIP 140°C

# Recommended Operating Conditions

Supply Voltage (V<sub>CC</sub>) 2.0V to 6.0V

 $\begin{array}{ll} \text{Input Voltage (V_I)} & \text{OV to V}_{\text{CC}} \\ \text{Output Voltage (V}_{\text{O}}) & \text{OV to V}_{\text{CC}} \\ \end{array}$ 

Operating Temperature ( $T_A$ )  $-40^{\circ}C$  to  $+85^{\circ}C$ 

Minimum Input Edge Rate ( $\Delta V/\Delta t$ ) V<sub>IN</sub> from 30% to 70% of V<sub>CC</sub>

 $V_{CC} @ 3.3V, 4.5V, 5.5V$  125 mV/ns

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.

# **DC Electrical Characteristics**

Symbol	Parameter	V <sub>CC</sub> T <sub>A</sub> = +25°C		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	Conditions		
Cynnbon	i di dilletei	(V)	) Typ G		aranteed Limits	Oilles	Conditions	
V <sub>IH</sub>	Minimum HIGH Level	3.0	1.5	2.1	2.1		V <sub>OUT</sub> = 0.1V	
	Input Voltage	4.5	2.25	3.15	3.15	V	or V <sub>CC</sub> – 0.1V	
		5.5	2.75	3.85	3.85			
V <sub>IL</sub>	Maximum LOW Level	3.0	1.5	0.9	0.9		V <sub>OUT</sub> = 0.1V	
	Input Voltage	4.5	2.25	1.35	1.35	V	or V <sub>CC</sub> – 0.1V	
		5.5	2.75	1.65	1.65			
V <sub>OH</sub>	Minimum HIGH Level	3.0	2.99	2.9	2.9			
	Output Voltage	4.5	4.49	4.4	4.4	V	$I_{OUT} = -50 \mu A$	
		5.5	5.49	5.4	5.4			
							$V_{IN} = V_{IL}$ or $V_{IH}$	
		3.0		2.56	2.46		$I_{OH} = -12 \text{ mA}$	
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$	
		5.5		4.86	4.76		I <sub>OH</sub> = -24 mA (Note 2)	
V <sub>OL</sub>	Maximum LOW Level	3.0	0.002	0.1	0.1			
	Output Voltage	4.5	0.001	0.1	0.1	V	$I_{OUT} = 50 \mu A$	
		5.5	0.001	0.1	0.1			
							$V_{IN} = V_{IL}$ or $V_{IH}$	
		3.0		0.36	0.44		I <sub>OL</sub> = 12 mA	
		4.5		0.36	0.44	V	I <sub>OL</sub> = 24 mA	
		5.5		0.36	0.44		I <sub>OL</sub> = 24 mA (Note 2)	
I <sub>IN</sub>	Maximum Input	5.5		±0.1	±1.0	μА	V <sub>I</sub> = V <sub>CC</sub> , GND	
(Note 4)	Leakage Current	3.3		±0.1	±1.0	μΛ	VI - VCC, GIND	
I <sub>OLD</sub>	Minimum Dynamic	5.5			75	mA	V <sub>OLD</sub> = 1.65V Max	
I <sub>OHD</sub>	Output Current (Note 3)	5.5			-75	mA	V <sub>OHD</sub> = 3.85V Min	
I <sub>CC</sub>	Maximum Quiescent	5.5		4.0	40.0	μА	$V_{IN} = V_{CC}$	
(Note 4)	Supply Current					F	or GND	

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4:  $I_{\text{IN}}$  and  $I_{\text{CC}}$  @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V  $V_{\text{CC}}$ .

# **AC Electrical Characteristics**

		V <sub>CC</sub> (V)	T <sub>A</sub> =	+25°C, C <sub>L</sub> =	50 pF	$T_A = -40^{\circ}C$ to +	-85°C, C <sub>L</sub> = 50 pF	
Symbol	Parameter	(Note 5)	Min	Тур	Max	Min	Max	Units
f <sub>MAX</sub>	Maximum Clock	3.3	75	118		65		MHz
	Frequency	5.0	100	154		90		IVITIZ
t <sub>PLH</sub>	Propagation Delay	3.3	2.5	9.5	13.0	2.0	14.5	20
	CP to Q <sub>n</sub> (PE HIGH or LOW)	5.0	1.5	7.0	10.0	1.5	11.0	ns
t <sub>PHL</sub>	Propagation Delay	3.3	2.5	10.5	14.5	2.0	16.0	ne
	CP to Q <sub>n</sub> (PE HIGH or LOW)	5.0	1.5	7.5	11.0	1.5	12.0	ns
t <sub>PLH</sub>	Propagation Delay	3.3	4.5	13.5	18.0	3.5	22.0	ns
	CP to TC	5.0	3.0	9.5	13.0	2.0	14.0	
t <sub>PHL</sub>	HL Propagation Delay 3.3 3.5 13.5 18.0	3.0	20.5	no				
	CP to TC	5.0	2.5	9.5	13.0	2.0	14.5	ns
t <sub>PLH</sub>	Propagation Delay	3.3	3.5	11.0	15.0	3.0	16.5	ne
	CET to TC	5.0	3.0	8.0	10.5	2.5	12.0	ns
t <sub>PHL</sub>	Propagation Delay	3.3	3.0	9.5	12.5	2.5	14.5	20
	CET to TC	5.0	2.0	7.0	9.0	1.5	10.0	ns
t <sub>PLH</sub>	Propagation Delay	3.3	3.5	11.0	15.0	3.0	17.0	20
	U/D to TC	5.0	2.5	8.0	10.5	2.0	12.0	ns
t <sub>PHL</sub>	Propagation Delay	3.3	2.5	10.0	13.5	2.0	15.5	
	U/D to TC	5.0	1.5	7.0	9.5	1.5	10.5	ns

Note 5: Voltage Range 3.3 is 3.3V ± 0.3V Voltage Range 5.0 is 5.0V ± 0.5V

# **AC Operating Requirements**


Symbol	Parameter	V <sub>CC</sub> (V)	$T_A = +25^{\circ}C, C_L = 50 \text{ pF}$		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C, C_L = 50 \text{ pF}$	Units	
Cynnbon	i arameter	(Note 6)	Тур	(	Suaranteed Minimum	Oille	
t <sub>S</sub>	Setup Time, HIGH or LOW	3.3	3.0	4.5	5.0	ns	
	P <sub>n</sub> to CP	5.0	1.5	2.5	2.5	115	
t <sub>H</sub>	Hold Time, HIGH or LOW	3.3	-1.5	0.5	0.5	no	
	P <sub>n</sub> to CP	5.0	-0.5	1.5	1.5	ns	
t <sub>S</sub>	Setup Time, HIGH or LOW	3.3	7.5	10.5	12.5	ns	
	CEP to CP	5.0	4.5	7.0	8.0	115	
t <sub>H</sub>	Hold Time, HIGH or LOW	3.3	-4.5	0	0	ns	
	CEP to CP	5.0	-2.0	0.5	1.0	115	
t <sub>S</sub>	Setup Time, HIGH or LOW	3.3	7.0	10.0	12.0	ns	
	CET to CP	5.0	4.0	6.5	8.0	115	
t <sub>H</sub>	Hold Time, HIGH or LOW	3.3	-6.0	0	0	no	
	CET to CP	5.0	-4.0	0.5	1.0	ns	
t <sub>S</sub>	Setup Time, HIGH or LOW	3.3	3.5	5.5	6.5	ns	
	PE to CP	5.0	2.0	3.5	4.0	115	
t <sub>H</sub>	Hold Time, HIGH or LOW	3.3	-3.5	0	0	no	
	PE to CP	5.0	-1.5	0.5	0.5	ns	
t <sub>S</sub>	Setup Time, HIGH or LOW	3.3	7.0	10.0	11.5	ns	
	U/D to CP	5.0	4.5	6.5	7.5	115	
t <sub>H</sub>	Hold Time, HIGH or LOW	3.3	-7.0	0	0		
	U/D to CP	5.0	-4.0	0.5	0.5	ns	
t <sub>W</sub>	CP Pulse Width,	3.3	2.0	3.0	4.0	no	
	HIGH or LOW	5.0	2.0	3.0	3.0	ns	


Note 6: Voltage Range 3.3 is  $3.3V \pm 0.3V$  Voltage Range 5.0 is  $5.0V \pm 0.5V$ 


# Capacitance

Symbol	Parameter	Тур	Units	Conditions
C <sub>IN</sub>	Input Capacitance	4.5	pF	V <sub>CC</sub> = OPEN
C <sub>PD</sub>	Power Dissipation Capacitance	60.0	pF	$V_{CC} = 5.0V$


# $\label{physical Dimensions} \textbf{Physical Dimensions} \ \ \textbf{inches} \ \ \textbf{(millimeters)} \ \ \textbf{unless otherwise noted}$









16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 1.150" Narrow Body Package Number M16A







16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com