

November 1988 Revised November 1999

## 74AC540

# Octal Buffer/Line Driver with 3-STATE Outputs

## **General Description**

The AC540 is an octal buffer/line drivers designed to be employed as memory and address drivers, clock drivers and bus oriented transmitter/receivers.

These devices are similar in function to the AC240 while providing flow-through architecture (inputs on opposite side from outputs). This pinout arrangement makes these devices especially useful as output ports for microprocessors, allowing ease of layout and greater PC board density.

#### **Features**


- I<sub>CC</sub> and I<sub>OZ</sub> reduced by 50%
- 3-STATE inverting outputs
- Inputs and outputs opposite side of package, allowing easier interface to microprocessors
- Output source/sink 24 mA

## **Ordering Code:**


Order Number	Package Number	Package Description				
74AC540SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Body				
74AC540SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide				
74AC540MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide				
74AC540PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide				

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code

## **Logic Symbol**



## **Connection Diagram**



#### **Truth Table**

	Outmute		
OE <sub>1</sub>	OE <sub>2</sub>	- 1	Outputs
L	L	Н	L
Н	Χ	Χ	Z
Х	Н	Χ	Z
L	L	L	Н

H = HIGH Voltage Level L = LOW Voltage Level

Z = High Impedance

FACT™ is a trademark of Fairchild Semiconductor Corporation.

## **Absolute Maximum Ratings**(Note 1)

-0.5V to +7.0V

-0.5 V to  $V_{CC} + 0.5 V$ 

Supply Voltage (V<sub>CC</sub>)
DC Input Diode Current (I<sub>IK</sub>)

DC Input Voltage (V<sub>I</sub>) -0.5V to V<sub>CC</sub> + 0.5V

DC Output Diode Current (I<sub>OK</sub>)

 $\begin{aligned} \text{V}_{\text{O}} &= -0.5 \text{V} \\ \text{V}_{\text{O}} &= \text{V}_{\text{CC}} + 0.5 \text{V} \end{aligned} \qquad \qquad -20 \text{ mA}$ 

DC Output Voltage (V<sub>O</sub>)
DC Output Source

or Sink Current (I<sub>O</sub>) ±50 mA

DC V<sub>CC</sub> or Ground Current

 $\begin{array}{ll} \mbox{per Output Pin (I_{CC} \mbox{ or } I_{GND})} & \pm 50 \mbox{ mA} \\ \mbox{Storage Temperature (T_{STG})} & -65 \mbox{°C to } +150 \mbox{°C} \end{array}$ 

Junction Temperature (T<sub>J</sub>)

PDIP 140°C

# **Recommended Operating Conditions**

 $V_{IN}$  from 30% to 70% of  $V_{CC}$   $V_{CC}$  @ 3.3V, 4.5V, 5.5V

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.

### **DC Electrical Characteristics**

Parameter	V <sub>CC</sub>	$V_{CC}$ $T_A = +25^{\circ}C$		T <sub>A</sub> = -40° C to +85°C		Conditions
	(V)	Тур	Guaranteed Limits		Units	Conditions
Minimum HIGH Level	3.0	1.5	2.1	2.1		V <sub>OUT</sub> = 0.1V
Input Voltage	4.5	2.25	3.15	3.15	V	or V <sub>CC</sub> – 0.1V
	5.5	2.75	3.85	3.85		
Maximum LOW Level	3.0	1.5	0.9	0.9		V <sub>OUT</sub> = 0.1V
Input Voltage	4.5	2.25	1.35	1.35	V	or V <sub>CC</sub> – 0.1V
	5.5	2.75	1.65	1.65		
Minimum HIGH Level	3.0	2.99	2.9	2.9		
Output Voltage	4.5	4.49	4.4	4.4	V	$I_{OUT} = -50 \mu A$
	5.5	5.49	5.4	5.4		
						$V_{IN} = V_{IL}$ or $V_{IH}$
	3.0		2.56	2.46		$I_{OH} = -12 \text{ mA}$
	4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$
	5.5		4.86	4.76		I <sub>OH</sub> = -24 mA (Note 2)
Maximum LOW Level	3.0	0.002	0.1	0.1		
Output Voltage	4.5	0.001	0.1	0.1	V	$I_{OUT} = 50 \mu A$
	5.5	0.001	0.1	0.1		
						V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub>
	3.0		0.36	0.44		I <sub>OL</sub> = 12 mA
	4.5		0.36	0.44	V	I <sub>OL</sub> = 24 mA
	5.5		0.36	0.44		I <sub>OL</sub> = 24 mA (Note 2)
Maximum Input	5.5		±0.1	+1.0		$V_{I} = V_{CC}$ , GND
Leakage Current	5.5		±0.1	±1.0	μΑ	$v_1 = v_{CC}$ , GND
Maximum 3-STATE						$V_{I}$ (OE) = $V_{IL}$ , $V_{IH}$
Current	5.5		±0.25	±2.5	μΑ	$V_I = V_{CC}$ , GND
						$V_O = V_{CC}$ , GND
Minimum Dynamic	5.5			75	mA	V <sub>OLD</sub> = 1.65V Max
Output Current (Note 3)	5.5			-75	mA	V <sub>OHD</sub> = 3.85V Min
Maximum Quiescent	5.5		4.0	40.0	^	$V_{IN} = V_{CC}$
Supply Current	5.5		4.0	40.0	μА	or GND
	Minimum HIGH Level Input Voltage  Maximum LOW Level Input Voltage  Minimum HIGH Level Output Voltage  Maximum LOW Level Output Voltage  Maximum Input Leakage Current Maximum 3-STATE Current  Minimum Dynamic Output Current (Note 3) Maximum Quiescent	Minimum HIGH Level   3.0   Input Voltage   4.5   5.5   Maximum LOW Level   3.0   Input Voltage   4.5   5.5   Minimum HIGH Level   3.0   Output Voltage   4.5   5.5	Name	Nation   N	Naminum HIGH Level   3.0   1.5   2.1   2.1   2.1   1.5   2.25   3.15	No.   No.

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4: I $_{\rm IN}$  and I $_{\rm CC}$  @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V $_{\rm CC}$ .

## **AC Electrical Characteristics**


	Parameter	V <sub>CC</sub>	$T_A = +25^{\circ}C$ $C_L = 50 \text{ pF}$			$T_A = -40$ °C to +85°C $C_L = 50$ pF		Units
Symbol		(V)						
		(Note 5)	Min	Тур	Max	Min	Max	
t <sub>PLH</sub>	Propagation Delay	3.3	1.5	5.5	7.5	1.0	8.0	20
	Data to Output	5.0	1.5	4.0	6.0	1.0	6.5	ns
t <sub>PHL</sub>	Propagation Delay	3.3	1.5	5.0	7.0	1.0	7.5	20
	Data to Output	5.0	1.5	4.0	5.5	1.0	6.0	ns
t <sub>PZH</sub>	Output Enable Time	3.3	3.0	8.5	11.0	2.5	12.0	20
		5.0	2.0	6.5	8.5	2.0	9.5	ns
t <sub>PZL</sub>	Output Enable Time	3.3	2.5	7.5	10.0	2.0	11.0	20
		5.0	2.0	6.0	7.5	1.5	8.5	ns
t <sub>PHZ</sub>	Output Disable Time	3.3	2.5	8.5	13.0	1.5	14.0	20
		5.0	1.5	7.5	10.5	1.0	11.0	ns
t <sub>PLZ</sub>	Output Disable Time	3.3	2.5	7.0	10.0	2.0	11.0	
		5.0	1.5	6.0	8.0	1.5	9.0	ns


Note 5: Voltage Range 3.3 is 3.3V ± 0.3V Voltage Range 5.0 is 5.0V ± 0.5V


# Capacitance


Symbol	Parameter	Тур	Units	Conditions
C <sub>IN</sub>	Input Capacitance	4.5	pF	V <sub>CC</sub> = OPEN
C <sub>PD</sub>	Power Dissipation Capacitance	30.0	pF	V <sub>CC</sub> = 5.0V

www.fairchildsemi.com









20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com