

## 74ACT16244

### 16-Bit Buffer/Line Driver with 3-STATE Outputs

#### General Description

The ACT16244 contains sixteen non-inverting buffers with 3-STATE outputs designed to be employed as a memory and address driver, clock driver, or bus oriented transmitter/receiver. The device is nibble controlled. Each nibble has separate 3-STATE control inputs which can be shorted together for full 16-bit operation.

#### Features


- Separate control logic for each byte and nibble
- 16-bit version of the ACT244
- Outputs source/sink 24 mA
- TTL-compatible inputs

#### Ordering Code:


Order Number	Package Number	Package Description
74ACT16244SSC	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74ACT16244MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

#### Logic Symbol



#### Connection Diagram



#### Pin Description

Pin Names	Description
$\overline{OE}_n$	Output Enable Input (Active LOW)
$I_0-I_{15}$	Inputs
$O_0-O_{15}$	Outputs

FACT™ is a trademark of Fairchild Semiconductor Corporation.

## Functional Description

The ACT16244 contains sixteen non-inverting buffers with 3-STATE standard outputs. The device is nibble (4 bits) controlled with each nibble functioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation. The 3-STATE out-

puts are controlled by an Output Enable ( $\overline{OE}_n$ ) input for each nibble. When  $\overline{OE}_n$  is LOW, the outputs are in 2-state mode. When  $\overline{OE}_n$  is HIGH, the outputs are in the high impedance mode, but this does not interfere with entering new data into the inputs.

## Truth Tables

Inputs		Outputs
$\overline{OE}_1$	$I_0-I_3$	$O_0-O_3$
L	L	L
L	H	H
H	X	Z


Inputs		Outputs
$\overline{OE}_2$	$I_4-I_7$	$O_4-O_7$
L	L	L
L	H	H
H	X	Z

Inputs		Outputs
$\overline{OE}_3$	$I_8-I_{11}$	$O_8-O_{11}$
L	L	L
L	H	H
H	X	Z

Inputs		Outputs
$\overline{OE}_4$	$I_{12}-I_{15}$	$O_{12}-O_{15}$
L	L	L
L	H	H
H	X	Z

H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Immaterial  
Z = High Impedance

## Logic Diagram



<b>Absolute Maximum Ratings</b> <sup>(Note 1)</sup>			<b>Recommended Operating Conditions</b>		
Supply Voltage ( $V_{CC}$ )	-0.5V to +7.0V		Supply Voltage ( $V_{CC}$ )	4.5V to 5.5V	
DC Input Diode Current ( $I_{IK}$ ) $V_I = -0.5V$	-20 mA		Input Voltage ( $V_I$ )	0V to $V_{CC}$	
$V_I = V_{CC} + 0.5V$	+20 mA		Output Voltage ( $V_O$ )	0V to $V_{CC}$	
DC Output Diode Current ( $I_{OK}$ ) $V_O = -0.5V$	-20 mA		Operating Temperature ( $T_A$ )	-40°C to +85°C	
$V_O = V_{CC} + 0.5V$	+20 mA		Minimum Input Edge Rate ( $\Delta V/\Delta t$ )	125 mV/ns	
DC Output Voltage ( $V_O$ )	-0.5V to $V_{CC} + 0.5V$		$V_{IN}$ from 0.8V to 2.0V		
DC Output Source/Sink Current ( $I_O$ )	$\pm 50$ mA		$V_{CC} @ 4.5V, 5.5V$		
DC $V_{CC}$ or Ground Current per Output Pin	$\pm 50$ mA		<b>Note 1:</b> Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.		
Junction Temperature	+140°C				
Storage Temperature	-65°C to +150°C				
<b>DC Electrical Characteristics</b>					
Symbol	Parameter	$V_{CC}$ (V)	$T_A = +25^\circ C$	$T_A = -40^\circ C$ to $+85^\circ C$	Units
			Typ	Guaranteed Limits	
$V_{IH}$	Minimum HIGH Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	V
				2.0 2.0	
$V_{IL}$	Maximum LOW Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	V
				0.8 0.8	
$V_{OH}$	Minimum HIGH Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	V
					$I_{OUT} = -50 \mu A$
		4.5 5.5		3.86 4.86	V
				3.76 4.76	$V_{IN} = V_{IL}$ or $V_{IH}$ $I_{OH} = -24 \text{ mA}$ $I_{OH} = -24 \text{ mA}$ (Note 2)
$V_{OL}$	Maximum LOW Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	V
				0.1 0.1	$I_{OUT} = 50 \mu A$
		4.5 5.5		0.36 0.36	V
				0.44 0.44	$V_{IN} = V_{IL}$ or $V_{IH}$ $I_{OH} = 24 \text{ mA}$ $I_{OH} = 24 \text{ mA}$ (Note 2)
$I_{OZ}$	Maximum 3-STATE Leakage Current	5.5		$\pm 0.5$	$\mu A$
				$\pm 5.0$	
$I_{IN}$	Maximum Input Leakage Current	5.5		$\pm 0.1$	$\mu A$
$I_{CCT}$	Maximum $I_{CC}$ /Input	5.5	0.6		$mA$
$I_{CC}$	Max Quiescent Supply Current	5.5		8.0	$\mu A$
$I_{OLD}$	Minimum Dynamic			75	$mA$
$I_{OHD}$	Output Current (Note 3)	5.5		-75	$mA$
<b>Note 2:</b> All outputs loaded; thresholds associated with output under test.					
<b>Note 3:</b> Maximum test duration 2.0 ms; one output loaded at a time.					

### AC Electrical Characteristics


Symbol	Parameter	V <sub>CC</sub> (V) (Note 4)	T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF			T <sub>A</sub> = -40°C to +85°C C <sub>L</sub> = 50 pF		Units
			Min	Typ	Max	Min	Max	
t <sub>PLH</sub>	Propagation Delay A <sub>n</sub> , B <sub>n</sub> to B <sub>n</sub> , A <sub>n</sub>	5.0	3.0	5.2	7.3	3.0	7.8	ns
t <sub>PHL</sub>			2.5	4.8	6.8	2.5	7.3	
t <sub>PZH</sub>	Output Enable Time	5.0	2.5	5.0	7.4	2.5	7.9	ns
t <sub>PZL</sub>			2.7	4.6	7.5	2.7	8.0	
t <sub>PHZ</sub>	Output Disable Time	5.0	2.3	5.0	7.9	2.3	8.2	ns
t <sub>PZL</sub>			2.0	4.6	7.4	2.0	7.9	

Note 4: Voltage Range 5.0 is 5.0V ± 0.5V.

### Capacitance



Symbol	Parameter	Typ	Units	Conditions
C <sub>IN</sub>	Input Pin Capacitance	4.5	pF	V <sub>CC</sub> = 5.0V
C <sub>PD</sub>	Power Dissipation Capacitance	30	pF	V <sub>CC</sub> = 5.0V

**Physical Dimensions** inches (millimeters) unless otherwise noted



**48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide  
Package Number MS48A**

### Physical Dimensions inches (millimeters) unless otherwise noted (Continued)




DIMENSIONS ARE IN MILLIMETERS

NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AB, REF NOTE 6, DATE 7/93.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

MTD48REVB1

**48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide  
Package Number MTD48**



DETAIL A

## **74ACT16244 16-Bit Buffer/Line Driver with 3-STATE Outputs**

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

### **LIFE SUPPORT POLICY**

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

[www.fairchildsemi.com](http://www.fairchildsemi.com)