FAIRCHILD

SEMICONDUCTOR TM

74ACT818 8-Bit Diagnostic Register

General Description

The ACT818 is a high-speed, general-purpose pipeline register with an on-board diagnostic register for performing serial diagnostics and/or writable control store loading.

The D-to-Y path provides an 8-bit parallel data path pipeline register for normal system operation. The diagnostic register can load parallel data to or from the pipeline register and can output data through the D input port (as in WCS loading).

The 8-bit diagnostic register has multiplexer inputs that select parallel inputs from the Y-port or adjacent bits in the diagnostic register to operate as a right-shift-only register. This register can then participate in a serial loop throughout the system where normal data, address, status and control registers are replaced with ACT818 diagnostic pipeline registers. The loop can be used to scan in a complete test routine starting point (Data, Address, etc.). Then after a specified number of machine cycles it scans out the results to be inspected for the expected results. WCS loading can be accomplished using the same technique. An instruction word can be serially shifted into the shadow register and written into the WCS RAM by enabling the D output.

July 1988 Revised September 2000

'4ACT818 8-Bit Diagnostic Register


Features

- On-line and off-line system diagnostics
- Swaps the contents of diagnostic register and output register
- Diagnostic register and diagnostic testing
- Cascadable for wide control words as used in microprogramming
- Edge-triggered D registers
- Outputs source/sink 24 mA
- ACT818 has TTL-compatible inputs
- ACT818 is functionally- and pin-compatible to AMD Am29818 and MMI 74S818

Applications

- · Register for microprogram control store
- Status register
- · Data register
- · Instruction register
- · Interrupt mask register
- Pipeline register
- · General purpose register
- Parallel-serial/serial-parallel converter

Ordering Code:



74ACT818

Pin Descriptions

Pin Names	Description
D ₀ -D ₇	Data Inputs
SDI	Serial Data Input
DCLK	Diagnostics Clock
MODE	Control Input
PCLK	Pipeline Register Clock
OEY	Output Enable Input
SDO	Serial Data Output
Y ₀ -Y ₇	Data Outputs


Functional Description

Data transfers into the diagnostic register occur on the LOW-to-HIGH transition of DCLK. Mode and SDI determine what data source will be loaded. The pipeline register is loaded on the LOW-to-HIGH transition of PCLK. Mode selects whether the data source is the data input or the diagnostic register output. Because of the independence of the clock inputs, data can be shifted in the diagnostic register via DCLK and loaded into the pipeline register from the data input via PCLK simultaneously, as long as no setup or hold times are violated. This simultaneous operation is legal.


Function Table

	Inp	uts		Outputs			Operation
SDI	MODE	DCLK	PCLK	SDO	Diagnostic Reg.	Pipeline Reg.	Operation
Х	L	γ	Х	S7	SI <si 1,<="" td="" –=""><td>NA</td><td>Serial Shift; D7-D0 Disabled</td></si>	NA	Serial Shift; D7-D0 Disabled
					SO <sd<sub>I</sd<sub>		
Х	L	Х	\	S7	NA	PI <di< td=""><td>Normal Load Pipeline Register</td></di<>	Normal Load Pipeline Register
L	Н	ζ	Х	L	SI <yi< td=""><td>NA</td><td>Load Diagnostic Register from Y;</td></yi<>	NA	Load Diagnostic Register from Y;
							DI Disabled
Х	Н	Х	~	SDI	NA	PI <si< td=""><td>Load Pipeline Register from</td></si<>	Load Pipeline Register from
							Diagnostic Register
Н	Н	\	Х	Н	Hold	NA	Hold Diagnostic Register; DI
							Enabled

Diagnostic Register



Block Diagram



Absolute Maximum Ratings(Note 1)

Supply Voltage (V _{CC})	-0.5V to +7.0V	Conditions	-
DC Input Diode Current (IIK)		Supply Voltage (V _{CC})	4.5V to 5.5V
$V_{I} = -0.5V$	–20 mA	Input Voltage (V _I)	0V to V _{CC}
$V_I = V_{CC} + 0.5V$	+20 mA	Output Voltage (V _O)	0V to V _{CC}
DC Input Voltage (V _I)	–0.5V to V _{CC} +0.5V	Operating Temperature (T _A)	-40°C to +85°C
DC Output Diode Current (I _{OK})		Minimum Input Edge Rate (ΔV/Δt)	125 mV/ns
$V_0 = -0.5V$	–20 mA	V _{IN} from 0.8V to 2.0V	
$V_O = V_{CC} + 0.5V$	+20 mA	V _{CC} @ 4.5V, 5.5V	
DC Output Voltage (V _O)	$-0.5 V$ to $V_{CC} + 0.5 V$		
DC Output Source			
or Sink Current (I _O)	\pm 50 mA		
DC V _{CC} or Ground Current			
per Output Pin (I _{CC} or I _{GND})	\pm 50 mA	Note 1: Absolute maximum ratings are those valu	
Storage Temperature (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$	to the device may occur. The databook specificat out exception, to ensure that the system design	
Junction Temperature (T _J)		supply, temperature, and output/input loading var	iables. Fairchild does not
PDIP	140°C	recommend operation of FACT™ circuits outside of	latabook specifications.

Recommended Operating Conditions

74ACT818

DC Electrical Characteristics

Symbol	Parameter	v _{cc}	$T_A = +25^{\circ}C$		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	Conditions
Symbol		(V)	Typ Gu		aranteed Limits	Units	Conditions
V _{IH}	Minimum HIGH Level	4.5	1.5	2.0	2.0	V	$V_{OUT} = 0.1V$
	Input Voltage	5.5	1.5	2.0	2.0	v	or $V_{CC} - 0.1V$
VIL	Maximum LOW Level	4.5	1.5	0.8	0.8	V	V _{OUT} = 0.1V
	Input Voltage	5.5	1.5	0.8	0.8	v	or $V_{CC} - 0.1V$
I _{IN}	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	μΑ	$V_{IN} = V_{CC}$
loz	Maximum 3-STATE						OE = V _{IH}
	Leakage Current	5.5		± 0.5	± 5.0	μA	$V_{OUT} = 0V, V_{CC}$
lcc	Maximum Quiescent Supply Current	5.5		8.0	80.0	μA	$V_{IN} = V_{CC}$ or GND
ICCT	Maximum Additional	5.5			1.5	mA	$V_{IN} = V_{CC} - 2.1V$
	I _{CC} /Input	5.5			1.5	mA	$V_{CC} = 5.5V$
V _{он}	Minimum HIGH						$V_{IN} = V_{IL} \text{ or } V_{IH}$
	Level Output Voltage,	4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$
	Y ₀ -Y ₇ Outputs	5.5		4.86	4.76	V	I _{OH} =-24 mA (Note 2
	Minimum HIGH						
	Level Output Voltage,	4.5		3.86	3.76	V	$I_{OH} = -8 \text{ mA}$
	D ₀ -D ₇ , SDO Outputs	5.5		4.86	4.76	V	$I_{OH} = -8 \text{ mA}$
V _{OL}	Maximum LOW						$V_{IN} = V_{IL} \text{ or } V_{IH}$
	Level Output Voltage,	4.5		0.36	0.44	V	$I_{OL} = 24 \text{ mA}$
	Y ₀ -Y ₇ Outputs	5.5		0.36	0.44	V	I _{OL} = 24 mA (Note 2)
	Maximum LOW Level Output Voltage,	4.5		0.36	0.44	V	I _{OL} = 8 mA
	D ₀ -D ₇ , SDO Outputs	5.5		0.36	0.44	V	$I_{OL} = 8 \text{ mA}$
I _{OLD}	Minimum Dynamic Output Current	5.5			75	mA	V _{OLD} = 1.65V Max
	Y ₀ -Y ₇ Outputs	5.5			15	ША	VOLD - 1.05 V WIAX
I _{OHD}	Minimum Dynamic Output Current	5.5			-75	mA	V _{OHD} = 3.85V Min
	Y ₀ -Y ₇ Outputs	5.5				ШA	VOHD = 3.03 V WIII
I _{OLD}	Minimum Dynamic Output Current	5.5			32	mA	V _{OLD} = 1.65V Max
	D ₀ -D ₇ , SDO Outputs (Note 3)	5.5			52	IIIA	VULD - 1.05 V WIAX
I _{OHD}	Minimum Dynamic Output Current	5.5			-32	mA	V _{OHD} = 3.85V Min
OHD	D ₀ -D ₇ , SDO Outputs (Note 3)	0.0			02		10HD - 0.001 MIII

0 pF, 50 2 to gi

		V _{cc}		$T_A = +25^{\circ}C$		T _A = -40°		
Symbol	Parameter	(V)		$C_L = 50 \ pF$		C _L =	50 pF	Ur
		(Note 4)	Min	Тур	Max	Min	Max	
t _{PHL}	Propagation Delay	5.0	3.0	6.0	9.0	2.5	9.5	ľ
	PCLK to Y	5.0	5.0	0.0	3.0	2.5	5.5	-
t _{PLH}	Propagation Delay	5.0	3.0	6.5	9.0	2.5	10.0	r
	PCLK to Y							
t _{PHL}	Propagation Delay	5.0	4.0	8.0	11.0	3.5	12.0	r
	MODE to SDO							
t _{PLH}	Propagation Delay MODE to SDO	5.0	4.0	8.0	11.5	4.0	12.5	r
+	Propagation Delay							
t _{PHL}	SDI to SDO	5.0	3.5	7.5	10.5	3.0	12.0	r
touu	Propagation Delay							
t _{PLH}	SDI to SDO	5.0	3.5	7.5	10.5	3.5	12.0	r
t _{PHL}	Propagation Delay					<u> </u>		
	DCLK to SDO	5.0	4.5	9.0	12.5	4.0	14.0	r
t _{PLH}	Propagation Delay							
	DCLK to SDO	5.0	4.5	9.5	13.0	4.0	14.5	r
t _{PZL}	Output Enable Time	5.0	2.5	6.0	9.0	25	10.0	
	OEY to Yn	5.0	2.5	0.0	9.0	2.5	10.0	r
t _{PLZ}	Output Disable Time	5.0	1.5	5.5	8.0	1.0	9.0	r
	OEY to Y _n	0.0		0.0	0.0		0.0	
t _{PZL}	Output Enable Time	5.0	3.0	8.0	12.0	3.0	13.5	r
	DCLK to D _n							
t _{PLZ}	Output Disable Time	5.0	2.0	8.5	11.0	1.5	12.0	r
+	DCLK to D _n Output Enable Time							
t _{PZH}	\overline{OEY} to Y_n	5.0	3.0	8.0	10.0	2.5	11.0	r
t _{PHZ}	Output Disable Time							
712	OEY to Y _n	5.0	2.5	9.0	11.0	2.0	11.5	r
t _{PZH}	Output Enable Time							
	DCLK to D _n	5.0	3.0	6.5	11.5	3.0	13.0	r
t _{PHZ}	Output Disable Time	5.0	2.0	7.5	12.0	2.0	12.0	
	DCLK to D _n	5.0	3.0	7.5	12.0	2.0	13.0	r
Note 4: Volta	ige Range 5.0 is 5.0V ± 0.5V.							

Symbol		V _{CC}	T _A =	= + 25°C	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	
	Parameter	(V)	CL	= 50 pF	C _L = 50 pF	Units
		(Note 5)	Тур	G	uaranteed Minimum	
S	Setup Time D to PCLK	5.0	1.0	4.0	5.0	ns
н	Hold Time D to PCLK	5.0	0.0	1.0	1.0	ns
н	Setup Time MODE to PCLK	5.0	2.5	4.5	5.5	ns
н	Hold Time MODE to PCLK	5.0	-1.0	0.0	0.0	ns
ŝ	Setup Time Y to DCLK	5.0	0.5	2.5	2.5	ns
s	Hold Time Y to DCLK	5.0	0	1.0	1.5	ns
s	Setup Time MODE to DCLK	5.0	2.0	4.0	4.0	ns
н	Hold Time MODE to DCLK	5.0	-0.5	1.0	1.0	ns
s	Setup Time SDI to DCLK	5.0	2.0	3.5	4.5	ns
н	Hold Time SDI to DCLK	5.0	-0.5	1.0	1.0	ns
S	Setup Time DCLK to PCLK	5.0	6.0	9.0	10.5	ns
s	Setup Time PCLK to DCLK	5.0	6.0	11.0	11.5	ns
Ŵ	Pulse Width PCLK HIGH or LOW	5.0	2.0	3.0	3.0	ns
Ŵ	Pulse Width DCLK HIGH or LOW	5.0	2.0	3.0	3.0	ns
Capac			Тур	Units	Conditions	;
CIN	Input Capacitance		4.5	pF	V _{CC} = OPEN	
	Power Dissipation Capacitance		20	pF	V _{CC} = 5.0V	

74ACT818

