#### FAIRCHILD

SEMICONDUCTOR

#### 74ACTQ02 Quad 2-Input NOR Gate

#### **General Description**

The ACTQ02 contains four, 2-input NOR gates.

The ACTQ utilize Fairchild's Quiet Series technology to guarantee quiet output switching and improved dynamic threshold performance. FACT Quiet Series™ features GTO<sup>™</sup> output control and undershoot corrector in addition to a split ground bus for superior ACMOS performance.

August 1990 Revised November 1999

# 74ACTQ02 Quad 2-Input NOR Gate

#### **Ordering Code:**

Order Number	Package Number	Package Description
74ACTQ02SC	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow Body
74ACTQ02SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74ACTQ02PC	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

**Features** 

■ I<sub>CC</sub> reduced by 50%

dynamic threshold performance Improved latch-up immunity


ACTQ02 has TTL-compatible inputs


Outputs source/sink 24 mA

■ Guaranteed simultaneous switching noise level and

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

#### Logic Symbol





**Connection Diagram** 

#### **Pin Descriptions**

Pin Names	Description				
A <sub>n</sub> , B <sub>n</sub>	Inputs				
Ōn	Outputs				

FACT™, FACT Quiet Series™, and GTO™ are trademarks of Fairchild Semiconductor Corporation.

© 1999 Fairchild Semiconductor Corporation DS010889

## 74ACTQ02

#### Absolute Maximum Ratings(Note 1)

	• • •
Supply Voltage (V <sub>CC</sub> )	-0.5V to +7.0V
DC Input Diode Current (IIK)	
$V_1 = -0.5V$	–20 mA
$V_{I} = V_{CC} + 0.5V$	+20 mA
DC Input Voltage (VI)	–0.5V to $V_{CC}^{} + 0.5V$
DC Output Diode Current (I <sub>OK</sub> )	
$V_0 = -0.5V$	–20 mA
$V_O = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V <sub>O</sub> )	–0.5V to V <sub>CC</sub> + 0.5V
DC Output Source	
or Sink Current (I <sub>O</sub> )	±50 mA
DC V <sub>CC</sub> or Ground Current	
per Output Pin (I <sub>CC</sub> or I <sub>GND</sub> )	±50 mA
Storage Temperature (T <sub>STG</sub> )	-65°C to +150°C
DC Latch-Up Source or	
Sink Current	±300 mA
Junction Temperature (T <sub>J</sub> )	
PDIP	140°C

### Recommended Operating Conditions

Supply Voltage (V <sub>CC</sub> )
Input Voltage (V <sub>I</sub> )
Output Voltage (V <sub>O</sub> )
Operating Temperature (T <sub>A</sub> )
Minimum Input Edge Rate ( $\Delta V/\Delta t$ )
V <sub>IN</sub> from 0.8V to 2.0V
V <sub>CC</sub> @ 4.5V, 5.5V

0V to V<sub>CC</sub> -40°C to +85°C 125 mV/ns

4.5V to 5.5V

0V to  $\mathrm{V}_{\mathrm{CC}}$ 

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.

#### **DC Electrical Characteristics**

Symbol	Parameter	Vcc	$T_A = +25^{\circ}C$		$T_A = -40^{\circ}C$ to $+85^{\circ}C$	Units	Conditions
Symbol		(V)	Тур	Gu	aranteed Limits	Units	Conditions
V <sub>IH</sub>	Minimum HIGH Level	4.5	1.5	2.0	2.0	V	V <sub>OUT</sub> = 0.1V
	Input Voltage	5.5	1.5	2.0	2.0	v	or V <sub>CC</sub> – 0.1V
VIL	Maximum LOW Level	4.5	1.5	0.8	0.8	V	$V_{OUT} = 0.1V$
	Input Voltage	5.5	1.5	0.8	0.8	v	or $V_{CC} - 0.1V$
√ <sub>ОН</sub>	Minimum HIGH Level	4.5	4.49	4.4	4.4	v	L _ 50 A
	Output Voltage	5.5	5.49	5.4	5.4	v	I <sub>OUT</sub> = -50 μA
							$V_{IN} = V_{IL} \text{ or } V_{IH}$
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$
		5.5		4.86	4.76		$I_{OH} = -24 \text{ mA}$ (Note 2)
∕ <sub>OL</sub>	Maximum LOW Level	4.5	0.001	0.1	0.1	V	I <sub>OUT</sub> = 50 μA
	Output Voltage	5.5	0.001	0.1	0.1	v	1001 - 20 hr
							$V_{IN} = V_{IL} \text{ or } V_{IH}$
		4.5		0.36	0.44	V	I <sub>OL</sub> = 24 mA
		5.5		0.36	0.44		I <sub>OL</sub> = 24 mA (Note 2)
IN	Maximum Input Leakage Current	5.5		±0.1	± 1.0	μΑ	$V_I = V_{CC}, GND$
ССТ	Maximum I <sub>CC</sub> /Input	5.5	1.6		1.5	mA	$V_I = V_{CC} - 2.1V$
OLD	Minimum Dynamic	5.5			75	mA	V <sub>OLD</sub> = 1.65V Max
OHD	Output Current (Note 3)	5.5			-75	mA	V <sub>OHD</sub> = 3.85V Min
сс	Maximum Quiescent Supply Current	5.5		2.0	20.0	μΑ	$V_{IN} = V_{CC}$ or GND
V <sub>OLP</sub>	Quiet Output  Maximum Dynamic V <sub>OL</sub>	5.0	1.1	1.5		V	Figure 1, Figure 2 (Note 4)(Note 5)
V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	5.0	-0.6	-1.2		V	Figure 1, Figure 2 (Note 4)(Note 5)
/ <sub>IHD</sub>	Minimum HIGH Level Dynamic Input Voltage	5.0	1.9	2.2		V	(Note 4)(Note 6)
/ <sub>ILD</sub>	Maximum LOW Level Dynamic Input Voltage	5.0	1.2	0.8		V	(Note 4)(Note 6)

Note 2: All outputs loaded, thresholds on input associated with output un Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4: Plastic DIP package

Note 5: Max number of outputs defined as (n). Data inputs are 0V to 3V. One output @ GND.

Note 6: Max number of data inputs (n) switching. (n–1) inputs switching 0V to 3V (ACTQ). Input-under-test switching: 3V to threshold ( $V_{ILD}$ ), 0V to threshold ( $V_{ILD}$ ), f = 1 MHz.

#### **AC Electrical Characteristics**

AC Ele	ectrical Characteristi	cs						
Symbol	Parameter	V <sub>CC</sub> (V) (Note 7)	T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $C_L = 50 \text{ pF}$		Units
			Min	Тур	Max	Min	Max	
t <sub>PLH</sub>	Propagation Delay Data to Output	5.0	2.0	5.0	7.5	2.0	8.0	ns
t <sub>PHL</sub>	Propagation Delay Data to Output	5.0	2.0	5.0	7.5	2.0	8.0	ns
t <sub>OSHL,</sub> t <sub>OSLH</sub>	Output to Output Skew (Note 8)	5.0		0.5	1.0		1.0	ns

Note 7: Voltage Range 5.0 is  $5.0V\pm0.5V$ 

Note 8: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>). Parameter guaranteed by design.

#### Capacitance

Symbol	Parameter	Тур	Units	Conditions
CIN	Input Capacitance	4.5	pF	V <sub>CC</sub> = OPEN
C <sub>PD</sub>	Power Dissipation Capacitance	75	pF	$V_{CC} = 5.0V$

#### **FACT Noise Characteristics**

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT.

#### Equipment:


Hewlett Packard Model 8180A Word Generator

PC-163A Test Fixture

Tektronics Model 7854 Oscilloscope

Procedure:

- 1. Verify Test Fixture Loading: Standard Load 50 pF,  $500\Omega.$
- Deskew the HFS generator so that no two channels have greater than 150 ps skew between them. This requires that the oscilloscope be deskewed first. It is important to deskew the HFS generator channels before testing. This will ensure that the outputs switch simultaneously.
- Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are at the correct voltage.
- Set the HFS generator to toggle all but one output at a frequency of 1 MHz. Greater frequencies will increase DUT heating and affect the results of the measurement.



V. FIGURE 1. Quiet Output Noise Voltage Waveforms Note 9: V<sub>OHV</sub> and V<sub>OLP</sub> are measured with respect to ground reference.


Note 10: Input pulses have the following characteristics: f = 1 MHz,  $t_{f}$  = 3 ns,  $t_{f}$  = 3 ns, skew < 150 ps.


 Set the HFS generator input levels at 0V LOW and 3V HIGH for ACT devices and 0V LOW and 5V HIGH for AC devices. Verify levels with an oscilloscope. V<sub>OLP</sub>/V<sub>OLV</sub> and V<sub>OHP</sub>/V<sub>OHV</sub>:


- Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output voltages using a 50 $\Omega$  coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- Measure V<sub>OLP</sub> and V<sub>OLV</sub> on the quiet output during the worst case transition for active and enable. V<sub>OHP</sub> and V<sub>OHV</sub> on the quiet output during the worst case transition for active and enable.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.


 $V_{\text{ILD}}$  and  $V_{\text{IHD}}$ :

- Monitor one of the switching outputs using a  $50\Omega$  coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- First increase the input LOW voltage level, V<sub>IL</sub>, until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V<sub>IL</sub> limits, or on output HIGH levels that exceed V<sub>IH</sub> limits. The input LOW voltage level at which oscillation occurs is defined as V<sub>ILD</sub>.
- Next decrease the input HIGH voltage level, V<sub>IH</sub>, until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V<sub>IL</sub> limits, or on output HIGH levels that exceed V<sub>IH</sub> limits. The input HIGH voltage level at which oscillation occurs is defined as V<sub>IHD</sub>.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.









www.fairchildsemi.com

7