

## Functional Description

The ACTQ821 consists of ten－bit D－type edge－triggered flip－flops．The buffered Clock（CP）and buffered Outpu Enable（ $\overline{\mathrm{OE}})$ are common to all flip－flops．The flip－flops will store the state of their individual $D$ inputs that meet the setup and hold time requirements on the LOW－to－HIGH CP transition．With $\overline{O E}$ LOW the contents of the flip－flops are available at the outputs．When $\overline{O E}$ is HIGH the outputs go to the high impedance state．Operation of the $\overline{\mathrm{OE}}$ inpu does not affect the state of the flip－flops．
The ACTQ821 is functionally and pin compatible with the AM29821．

## Function Table

| Inputs |  |  | Internal | Outputs | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{OE}}$ | CP | D | Q | 0 |  |
| H | $\sim$ | L | L | Z | High Z |
| H | $\sim$ | H | H | Z | High Z |
| L | $\sim$ | L | L | L | Load |
| L | $\sim$ | H | H | H | Load |
| ＝HIGH <br> LOW <br> ＝HIG <br> ＝LOW | Voltage oltage Imped to－HIG | vel | sition |  |  |

## Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays．

## Absolute Maximum Ratings(Note 1)

Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ )
DC Input Diode Current ( $I_{\mathbb{K}}$ )

$$
\begin{aligned}
& \mathrm{V}_{1}=-0.5 \mathrm{~V} \\
& \mathrm{~V}_{1}=\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}
\end{aligned}
$$

-0.5 V to +7.0 V

DC Input Voltage ( $\mathrm{V}_{\mathrm{l}}$ )
DC Output Diode Current (lok)

$$
V_{O}=-0.5 \mathrm{~V}
$$

$$
\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}
$$

DC Output Voltage ( $\mathrm{V}_{\mathrm{O}}$ )
DC Output Source
or Sink Current ( $\mathrm{l}_{\mathrm{O}}$ )
DC V ${ }_{C C}$ or Ground Current per Output Pin (ICC or $\mathrm{I}_{\mathrm{GND}}$ )
Storage Temperature ( $\mathrm{T}_{\mathrm{STG}}$ )
DC Latch-Up Source
or Sink Current

Junction Temperature ( $\mathrm{T}_{\mathrm{J}}$ )
PDIP
$140^{\circ} \mathrm{C}$

## Recommended Operating Conditions

| Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) | 4.5 V to 5.5 V |
| :---: | :---: |
| Input Voltage (V) | 0 V to $\mathrm{V}_{\mathrm{CC}}$ |
| Output Voltage ( $\mathrm{V}_{\mathrm{O}}$ ) | 0 V to $\mathrm{V}_{\mathrm{CC}}$ |
| Operating Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Minimum Input Edge Rate $\Delta \mathrm{V} / \Delta \mathrm{t}$ |  | Minimum Input Edge Rate $\Delta \mathrm{V} / \Delta \mathrm{t}$

$125 \mathrm{mV} / \mathrm{ns}$

$$
\mathrm{V}_{\mathrm{IN}} \text { from } 0.8 \mathrm{~V} \text { to } 2.0 \mathrm{~V}
$$

$\mathrm{V}_{\mathrm{CC}} @ 4.5 \mathrm{~V}, 5.5 \mathrm{~V}$
Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACTM circuits outside databook specifications.

## DC Electrical Characteristics

| Symbol | Parameter | $\mathrm{V}_{\mathrm{cc}}$ <br> (V) | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Typ | Guaranteed Limits |  |  |  |
| $\overline{\mathrm{V}} \mathrm{IH}$ | Minimum High Level Input Voltage | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & \hline 2.0 \\ & 2.0 \end{aligned}$ | V | $\begin{aligned} & \mathrm{V}_{\mathrm{OUT}}=0.1 \mathrm{~V} \\ & \text { or } \mathrm{V}_{\mathrm{CC}}-0.1 \mathrm{~V} \end{aligned}$ |
| $\mathrm{V}_{\text {IL }}$ | Maximum Low Level Input Voltage | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 0.8 \\ & 0.8 \end{aligned}$ | $\begin{aligned} & 0.8 \\ & 0.8 \end{aligned}$ | V | $\begin{aligned} & \mathrm{V}_{\mathrm{OUT}}=0.1 \mathrm{~V} \\ & \text { or } \mathrm{V}_{\mathrm{CC}}-0.1 \mathrm{~V} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Minimum High Level Output Voltage | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 4.49 \\ & 5.49 \end{aligned}$ | $\begin{aligned} & 4.4 \\ & 5.4 \end{aligned}$ | $\begin{aligned} & 4.4 \\ & 5.4 \end{aligned}$ | V | $\mathrm{I}_{\text {OUT }}=-50 \mu \mathrm{~A}$ |
|  |  | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ |  | $\begin{aligned} & 3.86 \\ & 4.86 \end{aligned}$ | $\begin{aligned} & 3.76 \\ & 4.76 \end{aligned}$ | V | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}} \text { or } \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{I}_{\mathrm{OH}}=-24 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OH}}=-24 \mathrm{~mA} \text { (Note 2) } \end{aligned}$ |
| $\mathrm{V}_{\text {OL }}$ | Maximum Low Level Output Voltage | $\begin{aligned} & \hline 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 0.001 \\ & 0.001 \end{aligned}$ | $\begin{aligned} & \hline 0.1 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & 0.1 \\ & 0.1 \end{aligned}$ | V | $\mathrm{I}_{\text {OUT }}=50 \mu \mathrm{~A}$ |
|  |  | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ |  | $\begin{aligned} & 0.36 \\ & 0.36 \end{aligned}$ | $\begin{aligned} & 0.44 \\ & 0.44 \end{aligned}$ | V | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}} \text { or } \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA}(\text { Note } 2) \end{aligned}$ |
| In | Maximum Input Leakage Current | 5.5 |  | $\pm 0.1$ | $\pm 1.0$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {CC }}, \mathrm{GND}$ |
| l OZ | Maximum 3-STATE <br> Leakage Current | 5.5 |  | $\pm 0.5$ | $\pm 5.0$ | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}, \mathrm{~V}_{\mathrm{IH}} \\ & \mathrm{~V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{GND} \end{aligned}$ |
| ${ }_{\text {CCT }}$ | Maximum $\mathrm{ICC}^{\text {//nput }}$ | 5.5 | 0.6 |  | 1.5 | mA | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}-2.1 \mathrm{~V}$ |
| loLD | Minimum Dynamic Output Current (Note 3) | 5.5 |  |  | 75 | mA | $\mathrm{V}_{\text {OLD }}=1.65 \mathrm{~V}$ Max |
| $\mathrm{I}_{\text {OHD }}$ |  | 5.5 |  |  | -75 | mA | $\mathrm{V}_{\text {OHD }}=3.85 \mathrm{~V}$ Min |
| $\mathrm{I}_{\mathrm{CC}}$ | Maximum Quiescent Supply Current | 5.5 |  | 8.0 | 80.0 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or GND |
| $\mathrm{V}_{\text {OLP }}$ | Quiet Output Maximum Dynamic $\mathrm{V}_{\mathrm{OL}}$ | 5.0 | 1.1 | 1.5 |  | V | Figure 1, Figure 2 (Note 4)(Note 5) |
| $\mathrm{V}_{\text {OLV }}$ | Quiet Output Minimum Dynamic $\mathrm{V}_{\mathrm{OL}}$ | 5.0 | -0.6 | -1.2 |  | V | Figure 1, Figure 2 (Note 4)(Note 5) |
| $\mathrm{V}_{\text {IHD }}$ | Minimum High Level Dynamic Input Voltage | 5.0 | 1.9 | 2.2 |  | V | (Note 4)(Note 6) |
| $\mathrm{V}_{\text {ILD }}$ | Maximum Low Level Dynamic Input Voltage | 5.0 | 1.2 | 0.8 |  | V | (Note 4)(Note 6) |
| Note 2: All outputs loaded; thresholds on input associated with output under test. <br> Note 3: Maximum test duration 2.0 ms , one output loaded at a time. <br> Note 4: DIP package. <br> Note 5: Max number of outputs defined as ( n ). Data inputs are driven 0 V to 3 V . One output @ GND. |  |  |  |  |  |  |  |



## FACT Noise Characteristics

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests．The following is a brief description of the setup used to measure the noise characteristics of FACT．
Equipment：
Hewlett Packard Model 8180A Word Generator
PC－163A Test Fixture
Tektronics Model 7854 Oscilloscope
Procedure：
1．Verify Test Fixture Loading：Standard Load 50 pF， $500 \Omega$ ．

2．Deskew the HFS generator so that no two channels have greater than 150 ps skew between them．This requires that the oscilloscope be deskewed first．It is important to deskew the HFS generator channels before testing．This will ensure that the outputs switch simultaneously．

3．Terminate all inputs and outputs to ensure proper load－ ing of the outputs and that the input levels are at the correct voltage．
4．Set the HFS generator to toggle all but one output at a frequency of 1 MHz ．Greater frequencies will increase DUT heating and effect the results of the measure－ ment．
5．Set the HFS generator input levels at 0 V LOW and 3 V HIGH for ACT devices and OV LOW and 5V HIGH for AC devices．Verify levels with an oscilloscope．


Note 10： $\mathrm{V}_{\mathrm{OHV}}$ and $\mathrm{V}_{\mathrm{OLP}}$ are measured with respect to ground reference． Note 11：Input pulses have the following characteristics：$f=1 \mathrm{MHz}$ ， $\mathrm{t}_{\mathrm{r}}=3 \mathrm{~ns}, \mathrm{t}_{\mathrm{t}}=3 \mathrm{~ns}$ ，skew $<150 \mathrm{ps}$ ．

FIGURE 1．Quiet Output Noise Voltage Waveforms
$\mathrm{V}_{\text {OLP }} / \mathrm{V}_{\text {OLV }}$ and $\mathrm{V}_{\text {OHP }} / \mathrm{V}_{\text {OHV }}$ ：
－Determine the quiet output pin that demonstrates the greatest noise levels．The worst case pin will usually be the furthest from the ground pin．Monitor the output volt－ ages using a $50 \Omega$ coaxial cable plugged into a standard SMB type connector on the test fixture．Do not use an active FET probe．
－Measure $\mathrm{V}_{\text {OLP }}$ and $\mathrm{V}_{\text {OLV }}$ on the quiet output during the worst case transition for active and enable．Measure $\mathrm{V}_{\mathrm{OHP}}$ and $\mathrm{V}_{\mathrm{OHV}}$ on the quiet output during the worst case active and enable transition．
－Verify that the GND reference recorded on the oscillo－ scope has not drifted to ensure the accuracy and repeat－ ability of the measurements．
$V_{\text {ILD }}$ and $V_{\text {IHD }}$ ：
－Monitor one of the switching outputs using a $50 \Omega$ coaxial cable plugged into a standard SMB type connector on the test fixture．Do not use an active FET probe．
－First increase the input LOW voltage level， $\mathrm{V}_{\mathrm{IL}}$ ，until the output begins to oscillate or steps out a min of 2 ns ． Oscillation is defined as noise on the output LOW level that exceeds $\mathrm{V}_{\mathrm{IL}}$ limits，or on output HIGH levels that exceed $\mathrm{V}_{\mathrm{IH}}$ limits．The input LOW voltage level at which oscillation occurs is defined as $\mathrm{V}_{\text {ILD }}$ ．
－Next decrease the input HIGH voltage level $\mathrm{V}_{\mathrm{IH}}$ until the output begins to oscillate or steps out a min of $2 n s$ ． Oscillation is defined as noise on the output LOW level that exceeds $\mathrm{V}_{\mathrm{IL}}$ limits，or on output HIGH levels that exceed $\mathrm{V}_{\mathrm{IH}}$ limits．The input HIGH voltage level at which oscillation occurs is defined as $\mathrm{V}_{\mathrm{IHD}}$ ．
－Verify that the GND reference recorded on the oscillo－ scope has not drifted to ensure the accuracy and repeat－ ability of the measurements．


FIGURE 2．Simultaneous Switching Test Circuit



[^0]
[^0]:    Fairchild does not assume any responsibility for use of ary circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at ary time without notice to change said circuitry and specifications.

