FAIRCHILD

SEMICONDUCTOR

### 74ACTQ823 Quiet Series<sup>™</sup> 9-Bit D-Type Flip-Flop with 3-STATE Outputs

### **General Description**

The ACTQ823 is a 9-bit buffered register. It features Clock Enable and Clear which are ideal for parity bus interfacing in high performance microprogramming systems. The ACTQ823 utilizes Fairchild Quiet Series<sup>™</sup> technology to guarantee quiet output switching and improved dynamic threshold performance. FACT Quiet Series<sup>™</sup> features GTO<sup>™</sup> output control and undershoot corrector in addition to a split ground bus for superior performance.

### Features

Guaranteed simultaneous switching noise level and dynamic threshold performance

May 1991

Revised December 1998

- Guaranteed pin-to-pin skew AC performance
- Inputs and outputs on opposite sides of package allow easy interface with microprocessors
- Improved latch-up immunity
- Has TTL-compatible inputs

### **Ordering Code:**

| Order Number   | Package Number | Package Description   |  |  |  |  |
|--|----------------|---|--|--|--|--|
| 74ACTQ823SC  | M24B           | 24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Body |  |  |  |  |
| 74ACTQ823SPC N24C 24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-100, 0.300" Wide             |                |   |  |  |  |  |
| Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering form. |                |   |  |  |  |  |

Logic Symbols **Connection Diagram** Pin Assignment Т for DIP and SOIC D1 D2 D3 D4 D5 D6 D7 De 08 OF . CLI Vcc 23 D<sub>0</sub> D<sub>1</sub> 22 0 01 02 03 04 05 06 07 D<sub>2</sub> 0, D3 · 03 D4 IEEE/IEC  $D_5$ D<sub>6</sub> ŌĒ CLR D, 0<sub>8</sub> EN ĒN -CLF СР 102 Do D1 **Pin Descriptions**  $D_2$ D<sub>3</sub> Pin Names Description D4 D<sub>0</sub>-D<sub>8</sub> Data Inputs  $D_5$ 0 O<sub>0</sub>-O<sub>8</sub> Data Outputs D<sub>6</sub> 0, OE Output Enable D7 0-D<sub>g</sub> CLR Clear СР Clock Input ΕN Clock Enable

FACT™, Quiet Series™, FACT Quiet Series™ and GTO™ are trademarks of Fairchild Semiconductor Corporation.

www.fairchildsemi.com

### **Functional Description**

The ACTQ823 consists of nine D-type edge-triggered flipflops. These have 3-STATE outputs for bus systems organized with inputs and outputs on opposite sides. The buffered clock (CP) and buffered Output Enable (OE) are common to all flip-flops. The flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH CP transition. With  $\overline{\text{OE}}$ LOW, the contents of the flip-flops are available at the outputs. When OE is HIGH, the outputs go to the high impedance state. Operation of the  $\overline{\text{OE}}$  input does not affect the state of the flip-flops. In addition to the Clock and Output Enable pins, there are Clear (CLR) and Clock Enable (EN) pins. These devices are ideal for parity bus interfacing in high performance systems.

When  $\overline{\text{CLR}}$  is LOW and  $\overline{\text{OE}}$  is LOW, the outputs are LOW. When  $\overline{\text{CLR}}$  is HIGH, data can be entered into the flip-flops. When  $\overline{\text{EN}}$  is LOW, data on the inputs is transferred to the outputs on the LOW-to-HIGH clock transition. When the EN is HIGH, the outputs do not change state, regardless of the data or clock input transitions.


|    |     | Inputs |    |   | Internal | Output | Function |
|----|-----|--------|----|---|----------|--------|----------|
| OE | CLR | EN     | СР | D | Q        | 0      |          |
| Н  | Х   | L      | ~  | L | L        | Z      | High Z   |
| н  | Х   | L      | ~  | н | н        | Z      | High Z   |
| н  | L   | Х      | Х  | Х | L        | Z      | Clear    |
| L  | L   | Х      | Х  | Х | L        | L      | Clear    |
| н  | н   | н      | Х  | Х | NC       | Z      | Hold     |
| L  | н   | н      | Х  | Х | NC       | NC     | Hold     |
| н  | н   | L      | ~  | L | L        | Z      | Load     |
| н  | н   | L      | ~  | н | н        | Z      | Load     |
| L  | н   | L      | ~  | L | L        | L      | Load     |
| L  | н   | L      | ~  | н | н        | н      | Load     |


H = HIGH Voltage Level L = LOW Voltage Level

**Function Table** 

X = Immaterial

NC = No Change





www.fairchildsemi.com

### Absolute Maximum Ratings(Note 1)

|   | -                                   |
|---|-------------------------------------|
| Supply Voltage (V <sub>CC</sub> )                     | -0.5V to +7.0V                      |
| DC Input Diode Current (IIK)                          |                                     |
| $V_{I} = -0.5V$                                       | –20 mA                              |
| $V_I = V_{CC} + 0.5V$                                 | +20 mA                              |
| DC Input Voltage (V <sub>I</sub> )                    | –0.5V to $V_{CC}^{} + 0.5 \text{V}$ |
| DC Output Diode Current (I <sub>OK</sub> )            |                                     |
| $V_{O} = -0.5V$                                       | –20 mA                              |
| $V_O = V_{CC} + 0.5V$                                 | +20 mA                              |
| DC Output Voltage (V <sub>O</sub> )                   | –0.5V to $V_{CC}^{} + 0.5 \text{V}$ |
| DC Output Source                                      |                                     |
| or Sink Current (I <sub>O</sub> )                     | $\pm$ 50 mA                         |
| DC V <sub>CC</sub> or Ground Current                  |                                     |
| per Output Pin (I <sub>CC</sub> or I <sub>GND</sub> ) | $\pm$ 50 mA                         |
| Storage Temperature (T <sub>STG</sub> )               | -65°C to +150°C                     |
| DC Latch-Up Source                                    |                                     |
| or Sink Current                                       | $\pm$ 300 mA                        |
|   |                                     |

Junction Temperature (T<sub>J</sub>) PDIP

### Recommended Operating Conditions

| Supply Voltage (V <sub>CC</sub> )   | 4.5V to 5.5V                     |
|---|----------------------------------|
| Input Voltage (V <sub>I</sub> )   | 0V to V <sub>CC</sub>            |
| Output Voltage (V <sub>O</sub> )  | 0V to $V_{CC}$                   |
| Operating Temperature (T <sub>A</sub> )   | $-40^{\circ}C$ to $+85^{\circ}C$ |
| Minimum Input Edge Rate $\Delta V/\Delta t$   | 125 mV/ns                        |
| V <sub>IN</sub> from 0.8V to 2.0V   |                                  |
| V <sub>CC</sub> @ 4.5V, 5.5V  |                                  |
| <b>Note 1:</b> Absolute maximum ratings are those values age to the device may occur. The databook specific the course that the current databook specific to accurate that the current databook specific to accurate the transmission of the specific databook specific datab | cifications should be met,       |

age to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.

### DC Electrical Characteristics for ACTQ

| Symbol           | Parameter   | v <sub>cc</sub> | T <sub>A</sub> = +25°C |       | $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ | Units | <b>A</b> 1111                     |
|------------------|---|-----------------|------------------------|-------|---|-------|-----------------------------------|
| Symbol           |   | (V)             | Тур                    | Gu    | aranteed Limits                               | Units | Conditions                        |
| VIH              | Minimum HIGH Level Input Voltage                      | 4.5             | 1.5                    | 2.0   | 2.0   | V     | $V_{OUT} = 0.1V$                  |
|                  |   | 5.5             | 1.5                    | 2.0   | 2.0   |       | or $V_{CC} - 0.1V$                |
| VIL              | Maximum LOW Level                                     | 4.5             | 1.5                    | 0.8   | 0.8   | V     | $V_{OUT} = 0.1V$                  |
|                  | Input Voltage   | 5.5             | 1.5                    | 0.8   | 0.8   |       | or $V_{CC} - 0.1V$                |
| V <sub>OH</sub>  | Minimum HIGH Level                                    | 4.5             | 4.49                   | 4.4   | 4.4   | V     | I <sub>OUT</sub> = -50 μA         |
|                  | Output Voltage  | 5.5             | 5.49                   | 5.4   | 5.4   |       |                                   |
|                  |   |                 |                        |       |   |       | $V_{IN} = V_{IL} or V_{IH}$       |
|                  |   | 4.5             |                        | 3.86  | 3.76  | V     | I <sub>OH</sub> = -24 mA          |
|                  |   | 5.5             |                        | 4.86  | 4.76  |       | I <sub>OH</sub> = -24 mA (Note 2  |
| V <sub>OL</sub>  | Maximum LOW Level                                     | 4.5             | 0.001                  | 0.1   | 0.1   | V     | I <sub>OUT</sub> = 50 μA          |
|                  | Output Voltage  | 5.5             | 0.001                  | 0.1   | 0.1   |       |                                   |
|                  |   |                 |                        |       |   |       | $V_{IN} = V_{IL} or V_{IH}$       |
|                  |   | 4.5             |                        | 0.36  | 0.44  | V     | I <sub>OL</sub> = 24 mA           |
|                  |   | 5.5             |                        | 0.36  | 0.44  |       | I <sub>OL</sub> = 24 mA (Note 2)  |
| IN               | Maximum Input Leakage Current                         | 5.5             |                        | ± 0.1 | ± 1.0   | μΑ    | $V_I = V_{CC}, GND$               |
| l <sub>oz</sub>  | Maximum 3-STATE                                       | 5.5             |                        | ± 0.5 | ± 5.0   | μΑ    | $V_I = V_{IL}, V_{IH}$            |
|                  | Leakage Current                                       |                 |                        |       |   |       | $V_{O} = V_{CC}, GND$             |
| CCT              | Maximum I <sub>CC</sub> /Input                        | 5.5             | 0.6                    |       | 1.5   | mA    | $V_I = V_{CC} - 2.1V$             |
| OLD              | Minimum Dynamic                                       | 5.5             |                        |       | 75  | mA    | V <sub>OLD</sub> = 1.65V Max      |
| I <sub>ОНD</sub> | Output Current (Note 2)                               | 5.5             |                        |       | -75   | mA    | V <sub>OHD</sub> = 3.85V Min      |
| сс               | Maximum Quiescent Supply Current                      | 5.5             |                        | 8.0   | 80.0  | μΑ    | $V_{IN} = V_{CC} \text{ or } GND$ |
| V <sub>OLP</sub> | Quiet Output  | 5.0             | 1.1                    | 1.5   |   | V     | Figure 1, Figure 2                |
|                  | Maximum Dynamic V <sub>OL</sub>                       |                 |                        |       |   |       | (Note 5)(Note 6)                  |
| V <sub>OLV</sub> | Quiet Output  | 5.0             | -0.6                   | -1.2  |   | V     | Figure 1, Figure 2                |
|                  | Minimum Dynamic V <sub>OL</sub>                       |                 |                        |       |   |       | (Note 5)(Note 6)                  |
| V <sub>IHD</sub> | Minimum HIGH Level Dynamic Input Voltage              | 5.0             | 1.9                    | 2.2   |   | V     | (Note 5)(Note 7)                  |
| V <sub>ILD</sub> | Maximum LOW Level Dynamic Input Voltage               | 5.0             | 1.2                    | 0.8   |   | V     | (Note 5)(Note 7)                  |
| Note 2: Al       | l outputs loaded; thresholds on input associated with | n output un     | der test.              |       | •   |       | •                                 |
| Note 3: M        | aximum test duration 2.0 ms, one output loaded at a   | time.           |                        |       |   |       |                                   |

3

Note 5: PDIP package.

Note 6: Max number of outputs defined as (n). Data inputs are driven 0V to 3V. One output @ GND.

www.fairchildsemi.com

# 74ACTQ823

140°C

## 74ACTQ823

### DC Electrical Characteristics for ACTQ (Continued) Note 7: Max number of data inputs (n) switching. (n – 1) inputs switching 0V to 3V Input-under-test switching: 3V to threshold (V<sub>ILD</sub>),

0V to threshold (V<sub>IHD</sub>), f = 1 MHz.

### **AC Electrical Characteristics**

| Symbol            | Parameter                                      | V <sub>CC</sub><br>(V) | T <sub>A</sub> = +25°C<br>C <sub>L</sub> = 50 pF |     |      | $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$<br>$C_L = 50 \text{ pF}$ |      | Units |
|-------------------|--|------------------------|--|-----|------|--|------|-------|
|                   |  | (Note 8)               | Min  | Тур | Max  | Min  | Max  |       |
| t <sub>PLH</sub>  | Propagation Delay                              | 5.0                    | 2.0  | 7.0 | 9.0  | 2.0  | 10.0 | ns    |
| t <sub>PHL</sub>  | CP to On                                       |                        |  |     |      |  |      |       |
| t <sub>PLH</sub>  | Propagation Delay                              | 5.0                    | 2.0  | 7.0 | 9.0  | 2.0  | 10.0 | ns    |
| t <sub>PHL</sub>  | CLR to On                                      |                        |  |     |      |  |      |       |
| t <sub>PZH</sub>  | Output Enable Time                             | 5.0                    | 2.5  | 8.0 | 10.0 | 2.5  | 11.0 | ns    |
| t <sub>PZL</sub>  | OE to On                                       |                        |  |     |      |  |      |       |
| t <sub>PHZ</sub>  | Output Disable Time                            | 5.0                    | 1.0  | 6.0 | 8.0  | 1.0  | 9.0  | ns    |
| t <sub>PLZ</sub>  | OE to On                                       |                        |  |     |      |  |      |       |
| t <sub>OSLH</sub> | Output to Output                               | 5.0                    |  | 0.5 | 1.0  |  | 1.0  | ns    |
| t <sub>OSHL</sub> | Skew D <sub>n</sub> to O <sub>n</sub> (Note 9) |                        |  |     |      |  |      |       |

Note 8: Voltage Range 5.0 is 5.0V  $\pm 0.5$ V.

Note 9: Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs within the same packaged device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (t<sub>OSHL</sub>) or LOW to HIGH (t<sub>OSLH</sub>). Parameter guaranteed by design. Not tested.

### **AC Operating Requirements**

|                  | Parameter               | V <sub>CC</sub> | T <sub>A</sub> = +25°C<br>C <sub>L</sub> = 50 pF |     | $T_A = -40^{\circ}C$ to $+85^{\circ}C$ |       |  |
|------------------|-------------------------|-----------------|--|-----|--|-------|--|
| Symbol           |                         | (V)             |  |     | $C_L = 50 \text{ pF}$                  | Units |  |
|                  |                         | (Note 10)       | Тур  | Gua | ranteed Minimum                        |       |  |
| t <sub>S</sub>   | Setup Time, HIGH or LOW | 5.0             | 0.5  | 3.0 | 3.0                                    | ns    |  |
|                  | D to CP                 |                 |  |     |  |       |  |
| t <sub>H</sub>   | Hold Time, HIGH or LOW  | 5.0             | 0  | 1.5 | 1.5                                    | ns    |  |
|                  | D <sub>n</sub> to CP    |                 |  |     |  |       |  |
| t <sub>S</sub>   | Setup Time, HIGH or LOW | 5.0             | 0  | 3.0 | 3.0                                    | ns    |  |
|                  | EN to CP                |                 |  |     |  |       |  |
| t <sub>H</sub>   | Hold Time, HIGH or LOW  | 5.0             | 0  | 1.5 | 1.5                                    | ns    |  |
|                  | EN to CP                |                 |  |     |  |       |  |
| t <sub>W</sub>   | CP Pulse Width          | 5.0             | 2.5  | 4.0 | 4.0                                    | ns    |  |
|                  | HIGH or LOW             |                 |  |     |  |       |  |
| t <sub>W</sub>   | CLR Pulse Width, LOW    | 5.0             | 3.0  | 4.0 |  | ns    |  |
| t <sub>rec</sub> | CLR to CP               | 5.0             | 1.5  | 3.5 | 4.0                                    | ns    |  |
|                  | Recovery Time           |                 |  |     |  |       |  |

Note 10: Voltage Range 5.0 is 5.0V  $\pm 0.5 \text{V}$ 

### Capacitance

| Symbol          | Parameter                     | Тур | Units | Conditions             |
|-----------------|-------------------------------|-----|-------|------------------------|
| C <sub>IN</sub> | Input Capacitance             | 4.5 | pF    | V <sub>CC</sub> = OPEN |
| C <sub>PD</sub> | Power Dissipation Capacitance | 54  | pF    | $V_{CC} = 5.0 V$       |

### **FACT Noise Characteristics**

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT.

Equipment:


Hewlett Packard Model 8180A Word Generator

PC-163A Test Fixture

Tektronics Model 7854 Oscilloscope

#### Procedure:

- 1. Verify Test Fixture Loading: Standard Load 50 pF,  $500\Omega.$
- Deskew the HFS generator so that no two channels have greater than 150 ps skew between them. This requires that the oscilloscope be deskewed first. It is important to deskew the HFS generator channels before testing. This will ensure that the outputs switch simultaneously.
- Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are at the correct voltage.
- Set the HFS generator to toggle all but one output at a frequency of 1 MHz. Greater frequencies will increase DUT heating and effect the results of the measurement.




 $V_{OHV}$  and  $V_{OLP}$  are measured with respect to ground reference. Input pulses have the following characteristics: f = 1 MHz, t<sub>r</sub> = 3 ns, t<sub>f</sub> = 3 ns, skew < 150 ps.

#### FIGURE 1. Quiet Output Noise Voltage Waveforms

 Set the HFS generator input levels at 0V LOW and 3V HIGH for ACT devices and 0V LOW and 5V HIGH for AC devices. Verify levels with an oscilloscope.  $V_{OLP}/V_{OLV}$  and  $V_{OHP}/V_{OHV}$ :


- Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output voltages using a 50 $\Omega$  coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- Measure V<sub>OLP</sub> and V<sub>OLV</sub> on the quiet output during the worst case transition for active and enable. Measure V<sub>OHP</sub> and V<sub>OHV</sub> on the quiet output during the worst case transition for active and enable.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.
- $V_{\text{ILD}}$  and  $V_{\text{IHD}}$ :
- Monitor one of the switching outputs using a  $50\Omega$  coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- First increase the input LOW voltage level, V<sub>IL</sub>, until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V<sub>IL</sub> limits, or on output HIGH levels that exceed V<sub>IH</sub> limits. The input LOW voltage level at which oscillation occurs is defined as V<sub>ILD</sub>.
- Next decrease the input HIGH voltage level, V<sub>IH</sub>, until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V<sub>IL</sub> limits, or on output HIGH levels that exceed V<sub>IH</sub> limits. The input HIGH voltage level at which oscillation occurs is defined as V<sub>IHD</sub>.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.




5

www.fairchildsemi.com

### 74ACTQ823



www.fairchildsemi.com



Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.