FAIRCHILD SEMICONDUCTOR IM

April 1988 Revised July 1999

74F02 Quad 2-Input NOR Gate

General Description


This device contains four independent gates, each of which performs the logic NOR function.

Ordering Code:


Order Number	Package Number	Package Description			
74F02SC	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow			
74F02SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide			
74F02PC	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide			

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbol



Connection Diagram



Unit Loading/Fan Out

Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}	
A _n , B _n	Inputs	1.0/1.0	20 μA/-0.6 mA	
Ōn	Outputs	50/33.3	–1 mA/20 mA	

© 1999 Fairchild Semiconductor Corporation DS009455

74F02

Absolute Maximum Ratings(Note 1)

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	$-55^{\circ}C$ to $+125^{\circ}C$
Junction Temperature under Bias	$-55^{\circ}C$ to $+150^{\circ}C$
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
3-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature Supply Voltage 0°C to +70°C +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

v_{cc} Symbol Parameter Min Тур Max Units Conditions 2.0 Recognized as a HIGH Signal V_{IH} Input HIGH Voltage V Input LOW Voltage 0.8 V Recognized as a LOW Signal $V_{\rm IL}$ $I_{IN} = -18 \text{ mA}$ Input Clamp Diode Voltage V Min -1.2 V_{CD} Output HIGH 10% V_{CC} 2.5 $I_{OH} = -1 \text{ mA}$ VOH v Min 5% V_{CC} $I_{OH} = -1 \text{ mA}$ Voltage 2.7 V_{OL} Output LOW 10% V_{CC} 0.5 V Min $I_{OL} = 20 \text{ mA}$ Voltage Input HIGH $I_{\rm H}$ 5.0 μΑ Max $V_{IN} = 2.7V$ Current I_{BVI} Input HIGH Current 7.0 $V_{IN} = 7.0V$ μΑ Max Breakdown Test I_{CEX} Output HIGH μA 50 Max $V_{OUT} = V_{CC}$ Leakage Current V_{ID} Input Leakage $I_{ID} = 1.9 \ \mu A$ 4.75 V 0.0 Test All other pins grounded I_{OD} Output Leakage $V_{IOD} = 150 \text{ mV}$ 3.75 μΑ 0.0 Circuit Current All other pins grounded Input LOW Current -0.6 mΑ Max $V_{IN} = 0.5V$ I_{IL} Output Short-Circuit Current -60 -150 mΑ Max $V_{OUT} = 0V$ I_{OS} Power Supply Current $V_0 = HIGH$ ICCH 3.7 5.6 mΑ Max Power Supply Current 8.7 13.0 mΑ Max $V_0 = LOW$ I_{CCL}

AC Electrical Characteristics

Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$			$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$		$T_A = 0^\circ C \text{ to } +70^\circ C$ $V_{CC} = +5.0 V$ $C_L = 50 \text{ pF}$		Units
		Min	Тур	Max	Min	Max	Min	Мах	
t _{PLH}	Propagation Delay	2.5	4.4	5.5	2.5	7.5	2.5	6.5	
t _{PHL}	A_n , B_n to \overline{O}_n	1.5	3.2	4.3	1.5	6.5	1.5	5.3	ns

