

April 1988 Revised November 1999

74F109_ Dual JK Positive Edge-Triggered Flip-Flop

General Description

The F109 consists of two high-speed, completely independent transition clocked $J\overline{K}$ flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The $J\overline{K}$ design allows operation as a D-type flip-flop (refer to F74 data sheet) by connecting the J and \overline{K} inputs.

Asynchronous Inputs:


LOW input to \overline{S}_D sets Q to HIGH level LOW input to \overline{C}_D sets Q to LOW level Clear and Set are independent of clock Simultaneous LOW on \overline{C}_D and \overline{S}_D makes both Q and \overline{Q} HIGH


Ordering Code:

Order Number	Package Number	Package Description				
74F109SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Body				
74F109SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE 11, 5.3mm Wide				
74F109PC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide				


Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Logic Symbols





Connection Diagram




Truth Table

	Inputs					Outputs		
\overline{s}_{D}	$\overline{\mathbf{c}}_{D}$	СР	J	ĸ	Q	Q		
L	Н	Χ	Х	Х	Н	L		
Н	L	Χ	Χ	Χ	L	Н		
L	L	Χ	Χ	Χ	Н	Н		
Н	Н	~	1	1	L	Н		
Н	Н	~	h	I	Tog	ggle		
Н	Н	~	1	h	Q	Q		
Н	Н	~	h	h	Н	L		
Н	Н	L	Χ	Χ	Q	Q		

Unit Loading/Fan Out

Din Name	Baranintian	U.L.	Input I _{IH} /I _{IL}	
Pin Names	Description	HIGH/LOW	Output I _{OH} /I _{OL}	
$J_1, J_2, \overline{K}_1, \overline{K}_2$	Data Inputs	1.0/1.0	20 μA/-0.6 mA	
CP ₁ , CP ₂	Clock Pulse Inputs (Active Rising Edge)	1.0/1.0	20 μA/-0.6 mA	
$\overline{C}_{D1}, \overline{C}_{D2}$	Direct Clear Inputs (Active LOW)	1.0/3.0	20 μA/–1.8 mA	
$\overline{S}_{D1}, \overline{S}_{D2}$	Direct Set Inputs (Active LOW)	1.0/3.0	20 μA/–1.8 mA	
$Q_1, Q_2, \overline{Q}_1, \overline{Q}_2$	Outputs	50/33.3	−1 mA/20 mA	

Block Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 1)

-65°C to +150°C Storage Temperature Ambient Temperature under Bias $-55^{\circ}C$ to $+125^{\circ}C$ -55°C to +175°C Junction Temperature under Bias

 $V_{\mbox{\footnotesize CC}}$ Pin Potential to

Ground Pin -0.5V to +7.0VInput Voltage (Note 2) -0.5V to +7.0VInput Current (Note 2) $-30\ mA$ to $+5.0\ mA$

Voltage Applied to Output

in HIGH State (with $V_{cc} = 0V$)

–0.5V to $V_{\mbox{\footnotesize CC}}$ Standard Output

3-STATE Output -0.5V to +5.5V

Current Applied to Output

in LOW State (Max) twice the rated I_{OL} (mA)

Recommended Operating Conditions

Free Air Ambient Temperature 0°C to $+70^{\circ}\text{C}$ Supply Voltage +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics


Comple ed	Parameter		Min	T	Max	Units	V _{cc}	Conditions
Symbol	Parameter		Wiin	Тур	IVIAX	Units	*cc	Conditions
V_{IH}	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal
V_{IL}	Input LOW Voltage				8.0	V		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage	Э			-1.2	V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	10% V _{CC}	2.5			V	Min	I _{OH} = -1 mA
		5% V _{CC}	2.7			V V	IVIII	$I_{OH} = -1 \text{ mA}$
V _{OL}	Output LOW Voltage	10% V _{CC}			0.5	V	Min	I _{OL} = 20 mA
I _{IH}	Input HIGH Current				5.0	μΑ	Max	V _{IN} = 2.7V
I _{BVI}	Input HIGH Current Breakdown Test				7.0	μΑ	Max	V _{IN} = 7.0V
I _{CEX}	Output HIGH Leakage Cui	rrent			50	μΑ	Max	$V_{OUT} = V_{CC}$
V _{ID}	Input Leakage Test		4.75			V	0.0	$I_{ID} = 1.9 \mu\text{A}$
			4.75			V	0.0	All Other Pins Grounded
I _{OD}	Output Leakage				2.75		0.0	V _{IOD} = 150 mV
	Circuit Current				3.75	μΑ	0.0	All Other Pins Grounded
I _{IL}	Input LOW Current				-0.6	mA	Max	$V_{IN} = 0.5V (J_n, \overline{K}_n)$
					-1.8	mA	Max	$V_{IN} = 0.5V (\overline{C}_{Dn}, \overline{S}_{Dn})$
I _{OS}	Output Short-Circuit Curre	nt	-60		-150	mA	Max	V _{OUT} = 0V
I _{CC}	Power Supply Current			11.7	17.0	mA	Max	CP = 0V

AC Electrical Characteristics


Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$			$T_A = 0$ °C to +70°C $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$		Units
		Min	Тур	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	100	125		90		MHz
t _{PLH}	Propagation Delay	3.8	5.3	7.0	3.8	8.0	
t _{PHL}	CP_n to Q_n or \overline{Q}_n	4.4	6.2	8.0	4.4	9.2	ns
t _{PLH}	Propagation Delay	3.2	5.2	7.0	3.2	8.0	ns
t _{PHL}	\overline{C}_{Dn} or \overline{S}_{Dn} to \overline{Q}_n or \overline{Q}_n	3.5	7.0	9.0	3.5	10.5	ns

AC Operating Requirements

	Parameter	T _A = +25°C		$T_A = 0$ °C to +70°C		Units
Symbol		$V_{CC} = +5.0V$		V _{CC} = +5.0V		
		Min	Max	Min	Max	
t _S (H)	Setup Time, HIGH or LOW	3.0		3.0		
t _S (L)	J_n or \overline{K}_n to CP_n	3.0		3.0		ns
t _H (H)	Hold Time, HIGH or LOW	1.0		1.0		115
t _H (L)	J_n or \overline{K}_n to CP_n	1.0		1.0		
t _W (H)	CP _n Pulse Width	4.0		4.0		
t _W (L)	HIGH or LOW	5.0		5.0		ns
t _W (L)	\overline{C}_{Dn} or \overline{S}_{Dn} Pulse Width LOW	4.0		4.0		ns
t _{REC}	Recovery Time Cno or Sno to CP	2.0		2.0		ns



16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Body Package Number M16A



N16E (REV F)

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 0.740 - 0.780 (18.80 - 19.81) 16 15 14 13 12 11 10 9 16 15 INDEX 0.250 ± 0.010 $\overline{(6.350 \pm 0.254)}$ PIN NO. 1 1 2 1 2 3 4 5 6 7 8 IDENT IDENT OPTION 01 OPTION 02 0.065 (1.651) $\frac{0.130 \pm 0.005}{(3.302 \pm 0.127)}$ $\frac{0.060}{(1.524)}$ TYP 4° TYP OPTIONAL 0.300 - 0.320 (7.620 - 8.128) ¥ 0.145 - 0.200 (3.683 - 5.080) 95°±5° 0.008 = 0.016 (0.203 = 0.406) TYP 90° ± 4° TYP 0.020 0.280 (7.112) MIN 0.125 **-** 0.150 (3.175 **-** 3.810) $\frac{0.030 \pm 0.015}{(0.762 \pm 0.381)}$

16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E

0.050 ± 0.010

0.100 ± 0.010

(2.540 ± 0.254) TYP

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

0.014 - 0.023

(0.356 - 0.584)

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

7

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

(0.325 +0.040 -0.015

(8.255 +1.016 -0.381)

www.fairchildsemi.com