

April 1988 Revised July 1999

74F138

1-of-8 Decoder/Demultiplexer

General Description

The F138 is a high-speed 1-of-8 decoder/demultiplexer. This device is ideally suited for high-speed bipolar memory chip select address decoding. The multiple input enables allow parallel expansion to a 1-of-24 decoder using just three F138 devices or a 1-of-32 decoder using four F138 devices and one inverter.

Features


- Demultiplexing capability
- Multiple input enable for easy expansion
- Active LOW mutually exclusive outputs

Ordering Code:


Order Number	Package Number	Package Description
74F138SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
74F138SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F138PC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbols



Connection Diagram



Unit Loading/Fan Out

Pin Names	Description	U.L.	Input I _{IH} /I _{IL}	
Fill Names	Description	HIGH/LOW	Output I _{OH} /I _{OL}	
A ₀ -A ₂	Address Inputs	1.0/1.0	20 μA/–0.6 mA	
$\overline{E}_1, \overline{E}_2$	Enable Inputs (Active LOW)	1.0/1.0	20 μA/-0.6 mA	
E ₃	Enable Input (Active HIGH)	1.0/1.0	20 μA/-0.6 mA	
$\overline{O}_0 - \overline{O}_7$	Outputs (Active LOW)	50/33.3	−1 mA/20 mA	

Truth Table


Inputs					Outputs								
Ē ₁	E ₂	E ₃	A ₀	A ₁	A ₂	O ₀	<u>0</u> 1	O ₂	O ₃	O ₄	<u>O</u> 5	<u>0</u> 6	0,
Н	Х	Χ	Х	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н
Х	Н	Χ	Х	Χ	Χ	Н	Н	Н	Н	Н	Н	Н	Н
Х	Χ	L	Χ	Χ	Χ	Н	Н	Н	Н	Н	Н	Н	Н
L	L	Н	L	L	L	L	Н	Н	Н	Н	Н	Н	Н
L	L	Н	Н	L	L	Н	L	Н	Н	Н	Н	Н	Н
L	L	Н	L	Н	L	Н	Н	L	Н	Н	Н	Н	Н
L	L	Н	Н	Н	L	Н	Н	Н	L	Н	Н	Н	Н
L	L	Н	L	L	Н	Н	Н	Н	Н	L	Н	Н	Н
L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н
L	L	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	L	Н
L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L

H = HIGH Voltage Level

Functional Description


The F138 high-speed 1-of-8 decoder/demultiplexer accepts three binary weighted inputs (A $_0$, A $_1$, A $_2$) and, when enabled, provides eight mutually exclusive active LOW outputs $(\overline{O}_0-\overline{O}_7)$. The F138 features three Enable inputs, two active LOW $(\overline{\mathsf{E}}_1,\overline{\mathsf{E}}_2)$ and one active HIGH (E_3). All outputs will be HIGH unless \overline{E}_1 and \overline{E}_2 are LOW and \overline{E}_3 is HIGH. This multiple enable function allows easy parallel

expansion of the device to a 1-of-32 (5 lines to 32 lines) decoder with just four F138 devices and one inverter (See Figure 1). The F138 can be used as an 8-output demultiplexer by using one of the active LOW Enable inputs as the data input and the other Enable inputs as strobes. The Enable inputs which are not used must be permanently tied to their appropriate active HIGH or active LOW state.



L = LOW Voltage Level X = Immaterial

Logic Diagram



 $\overline{o}_7 \quad \overline{o}_6 \quad \overline{o}_5 \quad \overline{o}_4 \quad \overline{o}_3 \quad \overline{o}_2 \quad \overline{o}_1 \quad \overline{o}_0$ Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 1)

−65°C to +150°C

 $\begin{array}{lll} \mbox{Ambient Temperature under Bias} & -55^{\circ}\mbox{C to } +125^{\circ}\mbox{C} \\ \mbox{Junction Temperature under Bias} & -55^{\circ}\mbox{C to } +150^{\circ}\mbox{C} \\ \mbox{V}_{\mbox{CC}} \mbox{ Pin Potential to Ground Pin} & -0.5\mbox{V to } +7.0\mbox{V} \end{array}$

Input Voltage (Note 2) -0.5V to +7.0V Input Current (Note 2) -30 mA to +5.0 mA

Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$)

Storage Temperature

Current Applied to Output

in LOW State (Max) twice the rated I_{OL} (mA) ESD Last Passing Voltage (Min) 4000V

Recommended Operating Conditions

Free Air Ambient Temperature 0° C to $+70^{\circ}$ C Supply Voltage +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.


Note 2: Either voltage limit or current limit is sufficient to protect inputs.


DC Electrical Characteristics

Symbol	Parameter		Min	Тур	Max	Units	V _{CC}	Conditions		
V _{IH}	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal		
V _{IL}	Input LOW Voltage				0.8	V		Recognized as a LOW Signal		
V _{CD}	Input Clamp Diode Voltage				-1.2	V	Min	I _{IN} = -18 mA		
V _{OH}	Output HIGH	10% V _{CC}	2.5			V Min	Min	I _{OH} = -1 mA		
	Voltage	$5\% V_{CC}$	2.7			, v	IVIIII	$I_{OH} = -1 \text{ mA}$		
V _{OL}	Output LOW	10% V _{CC}			0.5	V	Min	I _{OL} = 20 mA		
	Voltage					, v	′			
I _{IH}	Input HIGH	ut HIGH			5.0		Max	V = 2.7V		
	Current				5.0	μΑ	IVIAX	$V_{IN} = 2.7V$		
I _{BVI}	Input HIGH Current				7.0		Mau	V 7.0V		
	Breakdown Test				7.0	μА	Max	V _{IN} = 7.0V		
I _{CEX}	Output HIGH				50		Mau	V V		
	Leakage Current				50	μА	Max	$V_{OUT} = V_{CC}$		
V _{ID}	Input Leakage	akage				V	0.0	$I_{ID} = 1.9 \mu A$		
	Test		4.75			V	0.0	All Other Pins Grounded		
I _{OD}	Output Leakage			3.75	μА	0.0	V _{IOD} = 150 mV			
	Circuit Current						All Other Pins Grounded			
I _{IL}	Input LOW Current				-0.6	mA	Max	$V_{IN} = 0.5V$		
Ios	Output Short-Circuit Current		-60		-150	mA	Max	V _{OUT} = 0V		
I _{CCH}	Power Supply Current			13	20	mA	Max	V _O = HIGH		
I _{CCL}	Power Supply Current			13	20	mA	Max	$V_O = LOW$		

AC Electrical Characteristics

Symbol	Parameter		$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$		$T_A = 0^{\circ}C$ $V_{CC} = C_L = 0^{\circ}C$	Units			
		Min	Тур	Max	Min	Max			
t _{PLH}	Propagation Delay	3.5	5.6	7.5	3.5	8.5			
t _{PHL}	A_n to \overline{O}_n	4.0	6.1	8.0	4.0	9.0	ns		
t _{PLH}	Propagation Delay	3.5	5.4	7.0	3.5	8.0			
t _{PHL}	\overline{E}_{1} or \overline{E}_{2} to \overline{O}_{n}	3.0	5.3	7.0	3.0	7.5	ns		
t _{PLH}	Propagation Delay	4.0	6.2	8.0	4.0	9.0			
t _{PHL}	E_3 to \overline{O}_n	3.5	5.6	7.5	3.5	8.5	ns		





16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com