FAIRCHILD

SEMICONDUCTOR

74F153 Dual 4-Input Multiplexer

General Description

The F153 is a high-speed dual 4-input multiplexer with common select inputs and individual enable inputs for each section. It can select two lines of data from four sources. The two buffered outputs present data in the true (non-inverted) form. In addition to multiplexer operation, the F153 can generate any two functions of three variables.

Ordering Code:

Order Number	Package Number	Package Description				
74F153SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow				
74F153SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide				
74F153PC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide				

Logic Symbols

Connection Diagram

Ē, —	1	\bigcirc	16	_v
s,—	2		15	
13a -	3		14	- S ₀
1 _{2a} -	4		13	-136
1 _{1a} -	5		12	-1 _{2b}
1 _{0a} —	6		11	—I _{1ь}
Z _a —	7		10	-1 _{0b}
GND —	8		9	-z _b

April 1988

Revised July 1999

© 1999 Fairchild Semiconductor Corporation DS009482

74F153

Unit Loading/Fan Out

Pin Names	Description	U.L.	Input I _{IH} /I _{IL}	
	Description	HIGH/LOW	Output I _{OH} /I _{OL}	
I _{0a} –I _{3a}	Side A Data Inputs	1.0/1.0	20 µA/–0.6 mA	
I _{0b} –I _{3b}	Side B Data Inputs	1.0/1.0	20 µA/–0.6 mA	
S ₀ , S ₁	Common Select Inputs	1.0/1.0	20 µA/–0.6 mA	
Ea	Side A Enable Input (Active LOW)	1.0/1.0	20 µA/–0.6 mA	
Eb	Side B Enable Input (Active LOW)	1.0/1.0	20 µA/-0.6 mA	
Za	Side A Output	50/33.3	–1 mA/20 mA	
Zb	Side B Output	50/33.3	–1 mA/20 mA	

Truth Table

Select Inputs			Output				
S ₀	S ₁	E	I ₀	I ₁	I ₂	I ₃	z
Х	Х	Н	Х	Х	Х	Х	L
L	L	L	L	Х	Х	Х	L
L	L	L	н	Х	х	Х	н
н	L	L	Х	L	Х	Х	L
н	L	L	Х	Н	Х	Х	н
L	н	L	х	Х	L	Х	L
L	н	L	х	Х	н	Х	н
н	н	L	Х	Х	Х	L	L
н	н	L	х	Х	Х	Н	н


H = HIGH Voltage Level L = LOW X = Immaterial

Functional Description

The F153 is a dual 4-input multiplexer. It can select two bits of data from up to four sources under the control of the common Select inputs (S₀, S₁). The two 4-input multiplexer circuits have individual active LOW Enables (\overline{E}_a , \overline{E}_b) which can be used to strobe the outputs independently. When the Enables (\overline{E}_a , \overline{E}_b) are HIGH, the corresponding outputs (Z_a , Z_b) are forced LOW. The F153 is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the two Select inputs. The logic equations for the outputs are as follows:

$$\begin{split} & Z_a = E_a \bullet (I_{0a} \bullet S_1 \bullet S_0 + I_{1a} \bullet S_1 \bullet S_0 + \\ & I_{2a} \bullet S_1 \bullet \overline{S}_0 + I_{3a} \bullet S_1 \bullet S_0) \\ & Z_b = \overline{E}_b \bullet (I_{0b} \bullet \overline{S}_1 \bullet \overline{S}_0 + I_{1b} \bullet \overline{S}_1 \bullet S_0 + \\ & I_{2b} \bullet S_1 \bullet \overline{S}_0 + I_{3b} \bullet S_1 \bullet S_0) \end{split}$$

The F153 can be used to move data from a group of registers to a common output bus. The particular register from which the data came would be determined by the state of the Select inputs. A less obvious application is as a function generator. The F153 can generate two functions of three variables. This is useful for implementing highly irregular random logic.



Absolute Maximum Ratings(Note 1)

Storage Temperature -65° C to $+150^{\circ}$ CAmbient Temperature under Bias -55° C to $+125^{\circ}$ CJunction Temperature under Bias -55° C to $+150^{\circ}$ C V_{CC} Pin Potential to Ground Pin $-0.5V$ to $+7.0V$ Input Voltage (Note 2) $-0.5V$ to $+7.0V$ Input Current (Note 2) -30 mA to $+5.0$ mAVoltage Applied to Outputin HIGH State (with $V_{CC} = 0V$)Standard Output $-0.5V$ to V_{CC}
$\begin{array}{llllllllllllllllllllllllllllllllllll$
Input Voltage (Note 2) $-0.5V$ to $+7.0V$ Input Current (Note 2) -30 mA to $+5.0$ mA Voltage Applied to Output in HIGH State (with V _{CC} = 0V)
Input Current (Note 2) $-30 \text{ mA to } +5.0 \text{ mA}$ Voltage Applied to Output in HIGH State (with V _{CC} = 0V)
Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$)
in HIGH State (with $V_{CC} = 0V$)
Standard Output –0.5V to Voo
3-STATE Output -0.5V to +5.5V
Current Applied to Output
in LOW State (Max) twice the rated I_{OL} (mA)
U U U U U U U U U U U U U U U U U U U

Recommended Operating Conditions

Free Air Ambient Temperature Supply Voltage

 $0^{\circ}C$ to $+70^{\circ}C$ +4.5V to +5.5V

-0.5V to V_{CC} Note 1: Absolute maximum ratings are values beyond which the device -0.5V to +5.5V may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Parameter		Min	Тур	Max	Units	v _{cc}	Conditions
V _{IH}	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal
VIL	Input LOW Voltage				0.8	V		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage	Э			-1.2	V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	10% V _{CC}	2.5			V	Min	I _{OH} = -1 mA
		5% V _{CC}	2.7			v	IVIILI	I _{OH} = -1 mA
V _{OL}	Output LOW Voltage	10% V _{CC}			0.5	V	Min	I _{OL} = 20 mA
I _{IH}	Input HIGH Current				5.0	μΑ	Max	V _{IN} = 2.7V
I _{BVI}	Input HIGH Current Break	down Test			7.0	μΑ	Max	V _{IN} = 7.0V
ICEX	Output High Leakage Curr	rent			50	μΑ	Max	$V_{OUT} = V_{CC}$
V _{ID}	Input Leakage Test		4.75			V	0.0	I _{ID} = 1.9 μA
								All Other Pins Grounded
I _{OD}	Output Leakage Circuit Cu	irrent			3.75	μΑ	0.0	V _{IOD} = 150 mV
								All Other Pins Grounded
IIL	Input LOW Current				-0.6	mA	Max	V _{IN} = 0.5V
I _{OS}	Output Short-Circuit Curre	nt	-60		-150	mA	Max	V _{OUT} = 0V
I _{CCL}	Power Supply Current			12	20	mA	Max	V _O = LOW

AC Electrical Characteristics

	1							
		T _A = +25°C			$T_A = 0^{\circ}C$ to $+70^{\circ}C$			
Symbol	Parameter		$\mathbf{V_{CC}}=+\mathbf{5.0V}$		$V_{CC} = +5.0V$		Units	
	Parameter	$C_L = 50 \text{ pF}$			C _L = 50 pF		Units	
		Min	Тур	Max	Min	Max		
t _{PLH}	Propagation Delay	4.5	8.1	10.5	4.5	12.0		
t _{PHL}	S _n to Z _n	3.5	7.0	9.0	3.5	10.5	ns	
t _{PLH}	Propagation Delay	4.5	7.1	9.0	4.5	10.5		
t _{PHL}	\overline{E}_n to Z_n	3.0	5.7	7.0	2.5	8.0	ns	
t _{PLH}	Propagation Delay	3.0	5.3	7.0	3.0	8.0		
t _{PHL}	I _n to Z _n	2.5	5.1	6.5	2.5	7.5	ns	

74F153

