FAIRCHILD

SEMICONDUCTOR

April 1988 Revised July 1999

16 V_{CC}

 $12 - Q_2$ 11 - Q_3

10 CET

15 TC

Q

•Q₁ -Q₂

PE

74F169 4-Stage Synchronous Bidirectional Counter

General Description


The 74F169 is a fully synchronous 4-stage up/down counter. The 74F169 is a modulo-16 binary counter. Features a preset capability for programmable operation, carry lookahead for easy cascading and a U/D input to control the direction of counting. All state changes, whether in counting or parallel loading, are initiated by the LOW-to-HIGH transition of the clock.

Features

- Asynchronous counting and loading
- Built-in lookahead carry capability
- Presettable for programmable operation

Ordering Code:

Order Number	Package Number	Package Description
74F169SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
74F169SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F169PC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide



www.fairchildsemi.com

74F169 4-Stage Synchronous Bidirectional Counter

74F169

Unit Loading/Fan Out

Pin Names	Description	U.L.	Input I _{IH} /I _{IL}	
Pin Names	Description	HIGH/LOW	Output I _{OH} /I _{OL}	
CEP	Count Enable Parallel Input (Active LOW)	1.0/1.0	20 µA/-0.6 mA	
CET	Count Enable Trickle Input (Active LOW)	1.0/2.0	20 µA/-1.2 mA	
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 µA/-0.6 mA	
$P_0 - P_3$	Parallel Data Inputs	1.0/1.0	20 µA/-0.6 mA	
PE	Parallel Enable Input (Active LOW)	1.0/1.0	20 µA/-0.6 mA	
U/D	Up-Down Count Control Input	1.0/1.0	20 µA/-0.6 mA	
Q ₀ –Q ₃	Flip-Flop Outputs	50/33.3	–1 mA/20 mA	
TC	Terminal Count Output (Active LOW)	50/33.3	-1 mA/20 mA	

Functional Description

The 74F169 uses edge-triggered J-K type flip-flops and has no constraints on changing the control or data input signals in either state of the clock. The only requirement is that the various inputs attain the desired state at least a setup time before the rising edge of the clock and remain valid for the recommended hold time thereafter. The parallel load operation takes precedence over other operations, as indicated in the Mode Select Table. When PE is LOW, the data on the $\mathsf{P}_0-\mathsf{P}_3$ inputs enters the flip-flops on the next rising edge of the clock. In order for counting to occur, both CEP and CET must be LOW and PE must be HIGH; the U/\overline{D} input then determines the direction of counting. The Terminal Count (TC) output is normally HIGH and goes LOW, provided that \overline{CET} is LOW, when a counter reaches zero in the Count Down mode or reaches 15 for the 74F169 in the Count Up mode. The \overline{TC} output state is not a function of the Count Enable Parallel (CEP) input level. Since the TC signal is derived by decoding the flip-flop states, there exists the possibility of decoding spikes on \overline{TC} . For this reason the use of \overline{TC} as a clock signal is not recommended (see logic equations below).

- 1. Count Enable = $\overline{\text{CEP}} \cdot \overline{\text{CET}} \cdot \overline{\text{PE}}$
- 2. Up: (74F169): $\overline{\text{TC}} = \text{Q}_0 \bullet \text{Q}_1 \bullet \text{Q}_2 \bullet \text{Q}_3 \bullet (\text{Up}) \bullet \overline{\text{CET}}$
- 3. Down: $\overline{\mathsf{TC}} = \overline{\mathsf{Q}}_0 \bullet \overline{\mathsf{Q}}_1 \bullet \overline{\mathsf{Q}}_2 \bullet \overline{\mathsf{Q}}_3 \bullet (\mathsf{Down}) \bullet \overline{\mathsf{CET}}$


Mode Select Table


PE	CEP	CET	U/D	Action on Rising Clock Edge
L	Х	Х	Х	Load $(P_n \rightarrow Q_n)$
н	L	L	н	Count Up (Increment)
н	L	L	L	Count Down (Decrement)
н	н	Х	Х	No Change (Hold)
н	х	н	Х	No Change (Hold)

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

State Diagram





Absolute Maximum Ratings(Note 1)

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	$-55^{\circ}C$ to $+125^{\circ}C$
Junction Temperature under Bias	-55°C to +150°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
3-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated $\rm I_{OL}~(mA)$

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature Supply Voltage

 $0^{\circ}C$ to $+70^{\circ}C$ +4.5V to +5.5V

Conditions

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Symbol Parameter Min v_{cc} Тур Max Units 2.0 Recognized as a HIGH Signal V_{IH} Input HIGH Voltage V V_{IL} Input LOW Voltage 0.8 V Recognized as a LOW Signal Input Clamp Diode Voltage $I_{IN} = -18 \text{ mA}$ V Min V_{CD} -1.2 V_{OH} $I_{OH} = -1 \text{ mA}$ Output HIGH 10% V_{CC} 2.5 V Min 5% V_{CC} Voltage 2.7 $I_{OH} = -1 \text{ mA}$ VOL Output LOW 10% V_{CC} 0.5 V Min $I_{OL} = 20 \text{ mA}$ Voltage Ι_Η Input HIGH 5.0 $V_{IN} = 2.7V$ μΑ Max Current Input HIGH Current I_{BVI} $V_{IN} = 7.0V$ 7.0 μΑ Max Breakdown Test ICEX Output HIGH V_{OUT} = V_{CC} 50 μA I Max

	Leakage Current				<i>p</i>		
V _{ID}	Input Leakage Test	4.75			V	0.0	I _{ID} = 1.9 μA All Other Pins Grounded
I _{OD}	Output Leakage						$V_{IOD} = 150 \text{ mV}$
05	Circuit Current			3.75	μA	0.0	All Other Pins Grounded
IIL	Input LOW Current			-0.6	mA	Max	V _{IN} = 0.5V (except CET)
				-1.2			$V_{IN} = 0.5V (\overline{CET})$
I _{OS}	Output Short-Circuit Current	-60		-150	mA	Max	$V_{OUT} = 0V$
Icci	Power Supply Current		35	52	mA	Max	$V_{O} = LOW$


AC Electrical Characteristics


Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$			$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$		$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$		Units
		Min	Тур	Max	Min	Max	Min	Max	
f _{MAX}	Maximum Count Frequency	90			60		70		MHz
t _{PLH}	Propagation Delay	3.0	6.5	8.5	3.0	12.0	3.0	9.5	ns
t _{PHL}	CP to Qn (PE HIGH or LOW)	4.0	9.0	11.5	4.0	16.0	4.0	13.0	
t _{PLH}	Propagation Delay	5.5	12.0	15.5	5.5	20.0	5.5	17.5	
t _{PHL}	CP to TC	4.0	8.5	12.5	4.0	15.0	4.0	13.0	ns
t _{PLH}	Propagation Delay	2.5	4.5	6.5	2.5	9.0	2.5	7.0	
t _{PHL}	CET to TC	2.5	8.5	11.0	2.5	12.0	2.5	12.0	ns
t _{PLH}	Propagation Delay	3.5	8.5	11.5	3.5	16.0	3.5	12.5	
t _{PHL}	U/D to TC	4.0	8.0	12.0	4.0	14.0	4.0	13.0	ns

AC Operating Requirements

Symbol		T _A = -	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$		$T_{A} = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = +5.0V$		T _A = 0°C to +70°C V _{CC} = +5.0V	
	Parameter	V _{CC} =						
		Min	Max	Min	Max	Min	Max	
t _S (H)	Setup Time, HIGH or LOW	4.0		4.5		4.5		
t _S (L)	P _n to CP	4.0		4.5		4.5		ns
t _H (H)	Hold Time, HIGH or LOW	3.0		3.5		3.5		115
t _H (L)	P _n to CP	3.0		3.5		3.5		
t _S (H)	Setup Time, HIGH or LOW	7.0		8.0		8.0		
t _S (L)	CEP or CET to CP	5.0		8.0		6.5		
t _H (H)	Hold Time, HIGH or LOW	0		0		0		ns
t _H (L)	CEP or CET to CP	0.5		1.0		0.5		
t _S (H)	Setup Time, HIGH or LOW	8.0		10.0		9.0		
t _S (L)	PE to CP	8.0		10.0		9.0		
t _H (H)	Hold Time, HIGH or LOW	1.0		1.0		1.0		ns
t _H (L)	PE to CP	0		0		0		
t _S (H)	Setup Time, HIGH or LOW	11.0		14.0		12.5		
t _S (L)	U/D to CP	7.0		12.0		8.5		
t _H (H)	Hold Time, HIGH or LOW	0		0		0		ns
t _H (L)	U/D to CP	0		0		0		
t _W (H)	CP Pulse Width	4.0		6.0		4.5		ns
t _W (L)	HIGH or LOW	7.0		9.0		8.0		115

74F169





www.fairchildsemi.com

7