

April 1988 Revised March 2000

74F194

4-Bit Bidirectional Universal Shift Register

General Description

The 74F194 is a high-speed 4-bit bidirectional universal shift register. As a high-speed, multifunctional, sequential building block, it is useful in a wide variety of applications. It may be used in serial-serial, shift left, shift right, serial-parallel, parallel-serial, and parallel-parallel data register transfers.

Features


- Typical shift frequency of 150 MHz
- Asynchronous master reset
- Hold (do nothing) mode
- Fully synchronous serial or parallel data transfers

Ordering Code:


Order Number	Package Number	Package Description
74F194SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
74F194SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F194PC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbols



Connection Diagram



Unit Loading/Fan Out

Pin Names	Description	U.L.	Input I _{IH} /I _{IL}	
Pin Names	Description	HIGH/LOW	Output I _{OH} /I _{OL}	
S ₀ , S ₁	Mode Control Inputs	1.0/1.0	20 μA/-0.6 mA	
P ₀ –P ₃	Parallel Data Inputs	1.0/1.0	20 μA/–0.6 mA	
D_SR	Serial Data Input (Shift Right)	1.0/1.0	20 μA/–0.6 mA	
D _{SL}	Serial Data Input (Shift Left)	1.0/1.0	20 μA/–0.6 mA	
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 μA/–0.6 mA	
MR	Asynchronous Master Reset Input (Active LOW)	1.0/1.0	20 μA/–0.6 mA	
$Q_0 - Q_3$	Parallel Outputs	50/33.3	–1 mA/20 mA	


Functional Description

The 74F194 contains four edge-triggered D-type flip-flops and the necessary interstage logic to synchronously perform shift right, shift left, parallel load and hold operations. Signals applied to the Select (S_0, S_1) inputs determine the type of operation, as shown in the Mode Select Table. Signals on the Select, Parallel data (P_0-P_3) and Serial data $(D_{\mbox{\footnotesize SR}},\,D_{\mbox{\footnotesize SL}})$ inputs can change when the clock is in either state, provided only that the recommended setup and hold times, with respect to the clock rising edge, are observed. A LOW signal on Master Reset (MR) overrides all other inputs and forces the outputs LOW.

Mode Select Table

Operating			In	Outputs						
Mode	MR	S ₁	S ₀	D _{SR}	D _{SL}	Pn	Q_0	Q_1	Q_2	Q_3
Reset	L	Χ	Χ	Х	Х	Х	L	L	L	L
Hold	Н	I	ı	Х	Χ	Х	q_0	q_1	q_2	q_3
Shift Left	Н	h	ı	Х	ı	Х	q_1	q_2	q_3	L
	Н	h	I	Х	h	Х	q_1	q_2	q_3	Н
Shift Right	Н	I	h	I	Χ	Х	L	q_0	q_1	q_2
	Н	I	h	h	Χ	Х	Н	q_0	q_1	q_2
Parallel Load	Н	h	h	Х	Х	p_n	p_0	p ₁	p_2	p ₃

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

 $[\]begin{array}{c} \text{H (h) = HIGH Voltage Level} \\ \text{L (l) = LOW Voltage Level} \\ \text{p}_{n} \text{ (q}_{n}) = \text{Lower case letters indicate the state of the referenced input (or } \end{array}$ output) one setup time prior to the LOW-to-HIGH clock transition. X = Immaterial

Absolute Maximum Ratings(Note 1)

 $\begin{array}{lll} \mbox{Storage Temperature} & -65\mbox{°C to } +150\mbox{°C} \\ \mbox{Ambient Temperature under Bias} & -55\mbox{°C to } +125\mbox{°C} \\ \mbox{Junction Temperature under Bias} & -55\mbox{°C to } +150\mbox{°C} \\ \end{array}$

 $\begin{array}{lll} \text{V}_{\text{CC}} \text{ Pin Potential to Ground Pin} & -0.5 \text{V to } +7.0 \text{V} \\ \text{Input Voltage (Note 2)} & -0.5 \text{V to } +7.0 \text{V} \\ \text{Input Current (Note 2)} & -30 \text{ mA to } +5.0 \text{ mA} \\ \end{array}$

Voltage Applied to Output

in HIGH State (with $V_{CC} = 0V$)

Current Applied to Output

in LOW State (Max) twice the rated I_{OL} (mA)

Recommended Operating Conditions

Free Air Ambient Temperature $0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C}$ Supply Voltage +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation

under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics


Symbol	Parameter		Min	Тур	Max	Units	v _{cc}	Conditions	
V _{IH}	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal	
V_{IL}	Input LOW Voltage				0.8	V		Recognized as a LOW Signal	
V _{CD}	Input Clamp Diode Voltage				-1.2	V	Min	I _{IN} = -18 mA	
V _{OH}	Output HIGH	10% V _{CC}	2.5			V	Min	I _{OH} = -1 mA	
	Voltage	5% V _{CC}	2.7			V	IVIIII	$I_{OH} = -1 \text{ mA}$	
V _{OL}	Output LOW	10% V _{CC}			0.5			1 - 20 mA	
	Voltage				0.5			I _{OL} = 20 mA	
I _{IH}	Input HIGH				5.0	μА	Max	V _{IN} = 2.7V	
	Current				3.0	μΑ	IVIAX	V _{IN} = 2.7 V	
I _{BVI}	Input HIGH Current				7.0	μА	Max	V _{IN} = 7.0V	
	Breakdown Test							V _{IN} = 7.0 V	
I _{CEX}	Output HIGH				50		Max	V	
	Leakage Current				30	μА	IVIAX	V _{OUT} = V _{CC}	
V _{ID}	Input Leakage		4.75			V	0.0	$I_{ID} = 1.9 \mu\text{A}$	
	Test		4.73					All Other Pins Grounded	
I _{OD}	Output Leakage				3.75	μА	0.0	V _{IOD} = 150 mV	
	Circuit Current				3.73			All Other Pins Grounded	
I _{IL}	Input LOW Current				-0.6	mA	Max	V _{IN} = 0.5V	
Ios	Output Short-Circuit Current		-60		-150	mA	Max	V _{OUT} = 0V	
I _{CC}	Power Supply Current			33	46	mA	Max		


AC Electrical Characteristics

Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$			$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$		$T_A = 0$ °C to +70°C $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$		Units
		Min	Тур	Max	Min	Max	Min	Max	
f _{MAX}	Maximum Shift Frequency	105	150		90		90		MHz
t _{PLH}	Propagation Delay	3.5	5.2	7.0	3.0	8.5	3.5	8.0	ns
t _{PHL}	CP to Q _n	3.5	5.5	7.0	3.0	8.5	3.5	8.0	115
t _{PHL}	Propagation Delay MR to Q _n	4.5	8.6	12.0	4.5	14.5	4.5	14.0	ns


AC Operating Requirements


		$T_A = +25^{\circ}C$		$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$		$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$		
Symbol	Symbol Parameter		$V_{CC} = +5.0V$		$V_{CC} = +5.0V$		$\textbf{V}_{\textbf{CC}} = +5.0\textbf{V}$	
		Min	Max	Min	Max	Min	Max	
t _S (H)	Setup Time, HIGH or LOW	4.0		6.0		4.0		
t _S (L)	P _n or D _{SR} or D _{SL} to CP	4.0		4.0		4.0		ns
t _H (H)	Hold Time, HIGH or LOW	1.0		1.5		1.0		115
t _H (L)	P _n or D _{SR} or D _{SL} to CP	0		1.0		1.0		
t _S (H)	Setup Time, HIGH or LOW	10.0		10.5		11.0		
t _S (L)	S _n to CP	8.0		8.0		8.0		ns
t _H (H)	Hold Time, HIGH or LOW	0		0		0		115
t _H (L)	S _n to CP	0		0		0		
t _W (H)	CP Pulse Width, HIGH	5.0		5.5		5.5		ns
t _W (L)	MR Pulse Width, LOW	5.0		5.0		5.0		ns
t _{REC}	Recovery Time MR to CP	9.0		9.0		11.0		ns





16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow Package Number M16A





16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com