

April 1988 Revised July 1999

74F20

Dual 4-Input NAND Gate

General Description


This device contains two independent gates, each of which performs the logic NAND function.

Ordering Code:


Order Number	Package Number	Package Description
74F20SC	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
74F20SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F20PC	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbol



Connection Diagram



Unit Loading/Fan Out

Pin Names	Decembelon	U.L.	Input I _{IH} /I _{IL}	
Pin Names	Description	HIGH/LOW	Output I _{OH} /I _{OL}	
A _n , B _n , C _n , D _n	Inputs	1.0/1.0	20 μA/-0.6 mA	
\overline{O}_n	Outputs	50/33.3	−1 mA/20 mA	

Absolute Maximum Ratings(Note 1)

 $\begin{array}{lll} \mbox{Storage Temperature} & -65^{\circ}\mbox{C to } +150^{\circ}\mbox{C} \\ \mbox{Ambient Temperature under Bias} & -55^{\circ}\mbox{C to } +125^{\circ}\mbox{C} \\ \mbox{Junction Temperature under Bias} & -55^{\circ}\mbox{C to } +150^{\circ}\mbox{C} \\ \end{array}$

 V_{CC} Pin Potential to Ground Pin -0.5V to +7.0VInput Voltage (Note 2) -0.5V to +7.0V

Input Current (Note 2) -30 mA to +5.0 mA

Voltage Applied to Output

in HIGH State (with $V_{CC} = 0V$)

Standard Output -0.5V to V_{CC}
3-STATE Output -0.5V to +5.5V

Current Applied to Output

in LOW State (Max) twice the rated I_{OL} (mA)

Recommended Operating Conditions

Free Air Ambient Temperature 0°C to $+70^{\circ}\text{C}$ Supply Voltage +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.


Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

	T		1	1	1	1		1		
Symbol	Parameter		Min	Тур	Max	Units	v _{cc}	Conditions		
V _{IH}	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal		
V _{IL}	Input LOW Voltage				0.8	V		Recognized as a LOW Signal		
V _{CD}	Input Clamp Diode Voltage				-1.2	V	Min	I _{IN} = -18 mA		
V _{OH}	Output HIGH	10% V _{CC}	2.5			V	Min	I _{OH} = -1 mA		
	Voltage	$5\% V_{CC}$	2.7					I _{OH} = -1 mA		
V _{OL}	Output LOW	10% V _{CC}			0.5	V	Min	1 - 20 mA		
	Voltage							I _{OL} = 20 mA		
I _{IH}	Input HIGH	t HIGH			5.0	^	Mau	\/ - 2.7\/		
	Current				5.0	μΑ	Max	V _{IN} = 2.7V		
I _{BVI}	Input HIGH Current	rrent			7.0		Max	\/ -70\/		
	Breakdown Test				7.0	μА	IVIAX	V _{IN} = 7.0V		
I _{CEX}	Output HIGH				50		Max	V -V		
	Leakage Current				50	μΑ	IVIAX	$V_{OUT} = V_{CC}$		
V _{ID}	Input Leakage		4.75			V	0.0	I _{ID} = 1.9 μA		
	Test		4.75			V	0.0	All other pins grounded		
I _{OD}	Output Leakage				3.75		0.0	V _{IOD} = 150 mV		
	Circuit Current				3.75	μΑ	0.0	All other pins grounded		
I _{IL}	Input LOW Current				-0.6	mA	Max	V _{IN} = 0.5V		
Ios	Output Short-Circuit Current		-60		-150	mA	Max	V _{OUT} = 0V		
I _{CCH}	Power Supply Current			0.9	1.4	mA	Max	V _O = HIGH		
I _{CCL}	Power Supply Current			3.4	5.1	mA	Max	V _O = LOW		

AC Electrical Characteristics

Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_1 = 50 \text{ pF}$			$T_A = -55^{\circ} \text{ to } +125^{\circ}\text{C}$ $V_{CC} = +5.0\text{V}$ $C_1 = 50 \text{ pF}$		$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$ $C_1 = 50 \text{ pF}$		Units
		Min	Тур	Max	Min	Max	Min	Max	
t _{PLH}	Propagation Delay	2.4	3.7	5.0	2.0	7.0	2.4	6.0	
t _{PHL}	A_n , B_n , C_n , D_n to \overline{O}_n	1.5	3.2	4.3	1.5	6.5	1.5	5.3	ns



Physical Dimensions inches (millimeters) unless otherwise noted (Continued) $\frac{0.740 - 0.770}{(18.80 - 19.56)}$ 0.090 (2.286) 14 13 12 14 13 12 11 10 9 0.250 ± 0.010 (6.350 ± 0.254 PIN NO. 1 1 2 3 4 5 6 7 1 2 3 $\frac{0.092}{(2.337)}$ DIA $\frac{0.030}{(0.762)}$ MAX OPTION 1 OPTION 02 0.135±0.005 $\frac{0.300 - 0.320}{(7.620 - 8.128)}$ (3.429 ± 0.127) 0.065 (1.651) (3.683 - 5.080) $\frac{0.008 - 0.016}{(0.203 - 0.406)} \text{ TYP}$ 95°±5 0.020 $\frac{0.125 - 0.150}{(3.175 - 3.810)}$ 0.075 ±0.015 (1.905 ±0.381) 0.280 (7.112)-MIN $\frac{0.014 - 0.023}{(0.356 - 0.584)}$ TYP $\frac{0.100 \pm 0.010}{(2.540 \pm 0.254)} \text{ TYP}$ $0.325 ^{\,+\,0.040}_{\,-\,0.015}$ $8.255 + 1.016 \\ -0.381$

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

N14A (REV F)