

## 74F2244

### Octal Buffer/Line Driver with 25Ω Series Resistors in Outputs

#### General Description

The F2244 is an octal buffer/line driver designed to drive the capacitive inputs of MOS memory drivers, address drivers, clock drivers and bus-oriented transmitters/receivers.

The 25Ω series resistors in the outputs reduce ringing and eliminate the need for external resistors.

#### Features


- 3-STATE outputs drive bus lines or buffer memory address registers
- 12 mA source current
- 25Ω series resistors in outputs eliminate the need for external resistors.
- Designed to drive the capacitive inputs of MOS devices
- Guaranteed 4000V minimum ESD protection

#### Ordering Code:


Order Number	Package Number	Package Description
74F2244SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74F2244MSA	MSA20	20-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide
74F2244PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

#### Connection Diagram



#### Logic Symbol



74F2244 Octal Buffer/Line Driver with 25Ω Series Resistors in Outputs

## Unit Loading/Fan Out

Pin Names	Description	U.L. HIGH/LOW	Input $I_{IH}/I_{IL}$ Output $I_{OH}/I_{OL}$
$\overline{OE}_1, \overline{OE}_2$	3-STATE Output Enable Input (Active LOW)	1.0/1.667	20 $\mu$ A/-1 mA
$OE_2$	3-STATE Output Enable Input (Active HIGH)	1.0/1.667	20 $\mu$ A/-1 mA
$I_{an}, I_{bn}$	Inputs	1.0/2.667 (Note 1)	20 $\mu$ A/-1.6 mA
$O_{an}, O_{bn}$	Outputs	750/20	-15 mA/12 mA

Note 1: Worst-case F2244 disabled

## Truth Table

$\overline{OE}_1$	$I_{an}$	$O_{an}$	$\overline{OE}_2$	$I_{bn}$	$O_{bn}$
H	X	Z	H	X	Z
L	H	H	L	H	H
L	L	L	L	L	L

H = HIGH Voltage Level  
 L = LOW Voltage Level  
 X = Immaterial  
 Z = High Impedance

**Absolute Maximum Ratings** (Note 2)

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +150°C
V <sub>CC</sub> Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 3)	-0.5V to +7.0V
Input Current (Note 3)	-30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with V <sub>CC</sub> = 0V)	
Standard Output	-0.5V to V <sub>CC</sub>
3-STATE Output	-0.5V to +5.5V
Current Applied to Output in LOW State (Max)	twice the rated I <sub>OL</sub> (mA)
ESD Last Passing Voltage (Min)	4000V

**Recommended Operating Conditions**

Free Air Ambient Temperature	0°C to +70°C
Supply Voltage	+4.5V to +5.5V

**Note 2:** Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

**Note 3:** Either voltage limit or current limit is sufficient to protect inputs.

**DC Electrical Characteristics**


Symbol	Parameter	Min	Typ	Max	Units	V <sub>CC</sub>	Conditions
V <sub>IH</sub>	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
V <sub>IL</sub>	Input LOW Voltage			0.8	V		Recognized as a LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage			-1.2	V	Min	I <sub>IN</sub> = -18 mA
V <sub>OH</sub>	Output HIGH Voltage	10% V <sub>CC</sub>	2.4		V	Min	I <sub>OH</sub> = -3 mA
		10% V <sub>CC</sub>	2.0				I <sub>OH</sub> = -15 mA
		5% V <sub>CC</sub>	2.7				I <sub>OH</sub> = -3 mA
V <sub>OL</sub>	Output LOW Voltage			0.50	V	Min	I <sub>OL</sub> = 1 mA
				0.75			I <sub>OL</sub> = 12 mA
I <sub>IH</sub>	Input HIGH Current			5.0	μA	Max	V <sub>IN</sub> = 2.7V
I <sub>BVI</sub>	Input HIGH Current Breakdown Test			7.0	μA	Max	V <sub>IN</sub> = 7.0V
I <sub>CEX</sub>	Output HIGH Leakage Current			50	μA	Max	V <sub>OUT</sub> = V <sub>CC</sub>
V <sub>ID</sub>	Input Leakage Test	4.75			V	0.0	I <sub>ID</sub> = 1.9 μA All other pins grounded
I <sub>OD</sub>	Output Leakage Circuit Current			3.75	μA	0.0	V <sub>IOD</sub> = 150 mV All other pins grounded
I <sub>IL</sub>	Input LOW Current			-1.0 -1.6	mA	Max	V <sub>IN</sub> = 0.5V ( $\overline{OE}_1, \overline{OE}_2, OE_2$ ) V <sub>IN</sub> = 0.5V (I <sub>n</sub> )
I <sub>OZH</sub>	Output Leakage Current			50	μA	Max	V <sub>OUT</sub> = 2.7V
I <sub>OZL</sub>	Output Leakage Current			-50	μA	Max	V <sub>OUT</sub> = 0.5V
I <sub>OS</sub>	Output Short-Circuit Current	-100		-225	mA	Max	V <sub>OUT</sub> = 0V
I <sub>CCH</sub>	Power Supply Current		40	60	mA	Max	V <sub>O</sub> = HIGH
I <sub>CCL</sub>	Power Supply Current		60	90	mA	Max	V <sub>O</sub> = LOW
I <sub>CCZ</sub>	Power Supply Current		60	90	mA	Max	V <sub>O</sub> = HIGH Z

74F2244


**AC Electrical Characteristics**

Symbol	Parameter	T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0V C <sub>L</sub> = 50 pF			T <sub>A</sub> = -55°C to +125°C C <sub>L</sub> = 50 pF		T <sub>A</sub> = 0°C to +70°C C <sub>L</sub> = 50 pF		Units
		Min	Typ	Max	Min	Max	Min	Max	
t <sub>PLH</sub>	Propagation Delay	1.5		7.0	2.0	6.5	1.5	7.0	ns
t <sub>PHL</sub>	Data to Output	2.5		8.0	2.0	7.0	2.0	8.0	
t <sub>PZH</sub>	Output Enable Time	1.5		9.0	2.0	7.0	1.0	9.5	ns
t <sub>PZL</sub>		2.5		11.5	2.0	8.5	2.5	12.0	
t <sub>PHZ</sub>	Output Disable Time	1.5		9.0	2.0	7.0	1.0	9.5	
t <sub>PLZ</sub>		1.5		8.5	2.0	7.5	1.5	9.5	


**Physical Dimensions** inches (millimeters) unless otherwise noted



**20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide  
Package Number M20B**



**20-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide  
Package Number MSA20**



20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide  
Package Number N20A

**LIFE SUPPORT POLICY**

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

[www.fairchildsemi.com](http://www.fairchildsemi.com)

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.