FAIRCHILD

SEMICONDUCTOR

74F269 8-Bit Bidirectional Binary Counter

General Description

The 74F269 is a fully synchronous 8-stage up/down counter featuring a preset capability for programmable operation, carry lookahead for easy cascading and a U/D input to control the direction of counting. All state changes, whether in counting or parallel loading, are initiated by the rising edge of the clock.

April 1988 Revised August 1999

74F269 8-Bit Bidirectional Binary Counter

Ordering Code:

Order Number	Package Number	Package Description					
74F269SC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide					
74F269SPC	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-100, 0.300 Wide					
Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.							

Features

Synchronous counting and loading


Built-in lookahead carry capability

■ Count frequency 100 MHz

■ Supply current 113 mA typ

■ 300 mil slimline package

Logic Symbols



Connection Diagram



Pn

Function Table

PE	CEP	CET	U/D	СР	Function		
L	Х	Х	Х	\langle	Parallel Load All		
					Flip-Flops		
н	н	Х	Х	~	Hold		
н	Х	н	Х	~	Hold (TC Held HIGH)		
н	L	L	н	~	Count Up		
н	L	L	L	~	Count Down		
I = HIGH Voltage Level = LOW Voltage Level							
K = Immaterial							

__ = Transition LOW-to-HIGH


© 1999 Fairchild Semiconductor Corporation DS009510

74F269

Unit Loading/Fan Out

Pin Names		U.L.	Input I _{IH} /I _{IL}	
	Description	HIGH/LOW	Output I _{OH} /I _{OL}	
P ₀ -P ₇	Parallel Data Inputs	1.0/1.0	20 µA/–0.6 mA	
PE	Parallel Enable Input (Active LOW)	1.0/1.0	20 µA/–0.6 mA	
U/D	Up-Down Count Control Input	1.0/1.0	20 µA/–0.6 mA	
CEP	Count Enable Parallel Input (Active LOW)	1.0/1.0	20 µA/–0.6 mA	
CET	Count Enable Trickle Input (Active LOW)	1.0/1.0	20 µA/–0.6 mA	
СР	Clock Input	1.0/1.0	20 µA/–0.6 mA	
тс	Terminal Count Output (Active LOW)	5.0/33.3	–1 mA/20 mA	
Q ₀ –Q ₇	Flip-Flop Outputs	50/33.3	–1 mA/20 mA	

Logic Diagram



Absolute Maximum Ratings(Note 1)

Storage Temperature Ambient Temperature under Bias Junction Temperature under Bias V_{CC} Pin Potential to Ground Pin Input Voltage (Note 2) Input Current (Note 2) Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$) Standard Output 3-STATE Output Current Applied to Output in LOW State (Max) tw

DC Electrical Characteristics

-65°C to +150°C -55°C to +125°C -55°C to +150°C -0.5V to +7.0V -0.5V to +7.0V -30 mA to +5.0 mA

> –0.5V to V_{CC} –0.5V to +5.5V

twice the rated I_{OL} (mA)

Recommended Operating Conditions

Free Air Ambient Temperature Supply Voltage 0°C to +70°C +4.5V to +5.5V

Conditions

Recognized as a HIGH Signal

Recognized as a LOW Signal

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

 v_{cc}

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Units

V

V

Symbol Parameter Min Typ Max V_{IH} Input HIGH Voltage 2.0 V_{IL} Input LOW Voltage 0.8 V_{CD} Input Clamp Diode Voltage -1.2

V _{CD}	Input Clamp Diode Voltage				-1.2	V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH	10% V _{CC}	2.5			V	Min	I _{OH} = -1 mA
	Voltage	5% V _{CC}	2.7			v	IVIIII	$I_{OH} = -1 \text{ mA}$
V _{OL}	Output LOW	10% V _{CC}			0.5	V	Min	I _{OI} = 20 mA
	Voltage				0.0	v	WIIII	10L - 20 11A
IIH	Input HIGH Current				5.0	μΑ	Max	V _{IN} = 2.7V
I _{BVI}	Input HIGH Current				7.0	μA	Max	V _{IN} = 7.0V
	Breakdown Test				7.0	μΑ	IVIAX	VIN - 7.0V
ICEX	Output HIGH				50	μA	Max	$V_{OUT} = V_{CC}$
	Leakage Current				00	μυτ	Max	•001 - •CC
V _{ID}	Input Leakage Test		4.75			V	0.0	I _{ID} = 1.9 μA,
			4.10			v	0.0	All Other Pins Grounded
I _{OD}	Output Leakage				3.75	μA	0.0	V _{IOD} = 150 mV
	Circuit Current				0.70	μυτ	0.0	All Other Pins Grounded
Ι _{ΙL}	Input LOW Current				-0.6	mA	Max	V _{IN} = 0.5V
I _{OS}	Output Short-Circuit Current		-60		-150	mA	Max	V _{OUT} = 0V
ICCH	Power Supply Current			104	125	mA	Max	V _O = HIGH
I _{CCL}	Power Supply Current			113	135	mA	Max	V _O = LOW


ര	
Q	
2	
堆	
Z	


AC Electrical Characteristics

Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$			$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = 5.0V$ $C_{L} = 50 \text{ pF}$		Units
		Min	Тур	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	100			85		MHz
t _{PLH}	Propagation Delay	3.5		8.0	3.5	7.0	ns
t _{PHL}	CP to Q _n (Count-Up)	4.5		10.5	4.5	11.0	
t _{PLH}	Propagation Delay	3.5		7.5	3.5	10.0	ns
t _{PHL}	U/D to TC	4.5		7.5	4.5	11.0	
t _{PLH}	Propagation Delay	3.5		7.0	3.5	10.5	
t _{PHL}	CET to TC	3.0		10.5	3.0	11.5	ns
t _{PLH}	Propagation Delay	4.5		10.0	4.5	10.5	
t _{PHL}	CP to TC	5.0		10.0	4.5	10.5	ns
t _{PLH}	Propagation Delay	3.5		10.5	3.5	11.0	
t _{PHL}	CP to _{Qn} (Count-Down)	4.5		10.5	4.5	11.0	ns
t _{PLH}	Propagation Delay	3.5		7.0	3.5	10.0	ns
t _{PHL}	CP to Q _n (Load)	4.0		7.0	4.0	7.0	115

AC Operating Requirements

		T _A = +	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$		$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = 5.0V$	
Symbol	Parameter	V _{CC} =				
		Min	Max	Min	Max	
t _S (H)	Setup Time, HIGH or LOW	3.5		4.0		
t _S (L)	Data to CP	3.0		3.0		ns
t _H (H)	Hold Time, HIGH or LOW	1.0		2.0		115
t _H (L)	Data to CP	1.0		1.0		
t _S (H)	Setup Time, HIGH or LOW	5.5		6.5		
t _S (L)	PE to CP	5.5		6.5		
t _H (H)	Hold Time, HIGH or LOW	0		0		ns
t _H (L)	PE to CP	0		0		
t _S (H)	Setup Time, HIGH or LOW	6.0		6.5		
t _S (L)	CET or CEP to CP	8.0		9.0		ns
t _H (H)	Hold Time, HIGH or LOW	0		0		115
t _H (L)	CET or CEP to CP	0		0		
t _W (H)	Clock Pulse Width, HIGH or LOW	3.5		3.5		ns
t _W (L)		3.5		4.0		115
t _S (H)	Setup Time, HIGH or LOW	8.0		9.5		ns
t _S (L)	U/D to CP	6.0		7.0		ris
t _H (H)	Hold Time, HIGH or LOW	0.0		0.0		
t _H (L)	U/D to CP	0.0		0.0		ns





6