

April 1988 Revised August 2000

74F32 Quad 2-Input OR Gate

General Description


This device contains four independent gates, each of which performs the logic OR function.

Ordering Code:


Order Number	Package Number	Package Description
74F32SC	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
74F32SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F32MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74F32PC	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbol



Connection Diagram



Unit Loading/Fan Out

Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}		
A _n , B _n	Inputs	1.0/1.0	20 μA/-0.6 mA		
O _n	Outputs	50/33.3	−1 mA/20 mA		

Absolute Maximum Ratings(Note 1)

-65°C to +150°C

Storage Temperature Ambient Temperature under Bias $-55^{\circ}C$ to $+125^{\circ}C$ Junction Temperature under Bias -55°C to +150°C

V_{CC} Pin Potential to Ground Pin -0.5V to +7.0V Input Voltage (Note 2) -0.5V to +7.0V

Input Current (Note 2) $-30\ \text{mA}$ to $+5.0\ \text{mA}$

Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$)

Standard Output -0.5V to $V_{\mbox{\footnotesize CC}}$ 3-STATE Output -0.5V to +5.5V

Current Applied to Output

in LOW State (Max) twice the rated I_{OL} (mA) ESD Last Passing Voltage (Min) 4000V

Recommended Operating Conditions

Free Air Ambient Temperature 0°C to $+70^{\circ}\text{C}$ Supply Voltage +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol Parameter		Min	Тур	Max	Units	V _{CC}	Conditions	
V _{IH}	Input HIGH Voltage		2.0	-71		V	- 00	Recognized as a HIGH Signal
V _{IL}	Input LOW Voltage				0.8	V		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage				-1.2	V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH	10% V _{CC}	2.5			V	Min	I _{OH} = -1 mA
	Voltage	5% V _{CC}	2.7					$I_{OH} = -1 \text{ mA}$
V _{OL}	Output LOW Voltage	10% V _{CC}			0.5	V	Min	I _{OL} = 20 mA
I _{IH}	Input HIGH Current				5.0	μА	Max	V _{IN} = 2.7V
I _{BVI}	Input HIGH Current Breakdown Test				7.0	μА	Max	V _{IN} = 7.0V
I _{CEX}	Output HIGH Leakage Current				50	μА	Max	V _{OUT} = V _{CC}
V _{ID}	Input Leakage Test		4.75			V	0.0	$I_{\text{ID}} = 1.9 \mu\text{A}$ All Other Pins Grounded
I _{OD}	Output Leakage Circuit Current				3.75	μА	0.0	V _{IOD} = 150 mV All Other Pins Grounded
I _{IL}	Input LOW Current				-0.6	mA	Max	$V_{IN} = 0.5V$
I _{OS}	Output Short-Circuit Current		-60		-150	mA	Max	V _{OUT} = 0V
I _{CCH}	Power Supply Current			6.1	9.2	mA	Max	V _O = HIGH
I _{CCL}	Power Supply Current			10.3	15.5	mA	Max	$V_0 = LOW$

AC Electrical Characteristics

	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$			$T_A = -55^{\circ}\text{C to } +125^{\circ}\text{C}$ $V_{CC} = +5.0\text{V}$ $C_L = 50 \text{ pF}$		$T_A = 0$ °C to +70°C $V_{CC} = +5.0V$ $C_L = 50 \ pF$		Units
Symbol									
		Min	Тур	Max	Min	Max	Min	Max	
4	David and Control District	0.0	4.0	5.6	3.0	7.5	3.0	6.6	
t _{PLH}	Propagation Delay	3.0	4.2	0.0	3.0	7.5	3.0	0.0	ns


Physical Dimensions inches (millimeters) unless otherwise noted | 0.335-0.344 | (8.509-8.738) | (8.509-8.738) | (8.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738) | (9.509-8.738)

14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow Package Number M14A


0.016 - 0.050 (0.406 - 1.270) TYP ALL LEADS


0.008 - 0.010 (0.203 - 0.254) TYP ALL LEADS 0.014 (0.356)

- 0.008 (0.203) TYP




Physical Dimensions inches (millimeters) unless otherwise noted (Continued)





LAND PATTERN RECOMMENDATION



- NOTES:


 A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AB, REF NOTE 6, DATE 7/93.

 B. DIMENSIONS ARE IN MILLIMETERS.

 C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.

 D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

MTC14RevC3



SEE DETAIL A

14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC14

5

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) $\frac{0.740 - 0.770}{(18.80 - 19.56)}$ 0.090 (2.286) 14 13 12 11 10 9 14 13 12 0.250 ± 0.010 (6.350 ± 0.254) PIN NO. 1 1 2 3 4 5 6 7 1 2 3 $\frac{0.092}{(2.337)}$ DIA $\frac{0.030}{(0.762)}$ MAX OPTION 1 OPTION 02 0.135±0.005 $\frac{0.300 - 0.320}{(7.620 - 8.128)}$ (3.429 ± 0.127) 0.065 (1.651) (3.683 - 5.080) $\frac{0.008 - 0.016}{(0.203 - 0.406)} \text{ TYP}$ 95°±5 0.020 $\frac{0.125 - 0.150}{(3.175 - 3.810)}$ 0.075 ±0.015 (1.905 ±0.381) 0.280 (7.112)-MIN $\frac{0.014 - 0.023}{(0.356 - 0.584)}$ TYP $\frac{0.100 \pm 0.010}{(2.540 \pm 0.254)} \text{ TYP}$

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N14A

Fairchild does not assume any responsibility for use of any circuity described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

 $\frac{0.325 + 0.040 \\
-0.015}{(8.255 + 1.016) \\
-0.381}$

N14A (REV F)

www.fairchildsemi.com