

April 1988 Revised August 1999

#### 74F378

## Parallel D-Type Register with Enable

#### **General Description**

The 74F378 is a 6-bit register with a buffered common Enable. This device is similar to the 74F174, but with common Enable rather than common Master Reset.

#### **Features**


- 6-bit high-speed parallel register
- Positive edge-triggered D-type inputs
- Fully buffered common clock and enable inputs
- Input clamp diodes limit high-speed termination effects
- Full TTL and CMOS compatible

#### **Ordering Code:**


Order Number	Package Number	Package Description
74F378SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
74F378SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F378PC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

#### **Logic Symbols**



#### **Connection Diagram**



## **Unit Loading/Fan Out**

B: 11	5	U.L.	Input I <sub>IH</sub> /I <sub>IL</sub>		
Pin Names	Description	HIGH/LOW	Output I <sub>OH</sub> /I <sub>OL</sub>		
Ē	Enable Input (Active LOW)	1.0/1.0	20 μA/–0.6 mA		
D <sub>0</sub> –D <sub>5</sub>	Data Inputs	1.0/1.0	20 μA/–0.6 mA		
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 μA/–0.6 mA		
$Q_0 - Q_5$	Outputs	50/33.3	-1 mA/20 mA		

#### **Functional Description**

The 74F378 consists of six edge-triggered D-type flip-flops with individual D inputs and Q inputs. The Clock (CP) and Enable  $(\overline{E})$  inputs are common to all flip-flops.


When the  $\overline{\mathsf{E}}$  input is LOW, new data is entered into the register on the LOW-to-HIGH transition of the CP input. When the  $\overline{\mathsf{E}}$  input is HIGH the register will retain the present data independent of the CP input.

#### **Truth Table**

	Output			
Ē	CP	D <sub>n</sub>	$Q_n$	
Н	~	Х	No Change	
L	~	Н	Н	
L	~	L	L	

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
= LOW-to-HIGH Clock Transition

### **Logic Diagram**



 $\textbf{Q}_0 \qquad \textbf{Q}_1 \qquad \textbf{Q}_2 \qquad \textbf{Q}_3 \qquad \textbf{Q}_4$  Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

#### **Absolute Maximum Ratings**(Note 1)

 $\begin{array}{lll} \mbox{Storage Temperature} & -65^{\circ}\mbox{C to } +150^{\circ}\mbox{C} \\ \mbox{Ambient Temperature under Bias} & -55^{\circ}\mbox{C to } +125^{\circ}\mbox{C} \\ \mbox{Junction Temperature under Bias} & -55^{\circ}\mbox{C to } +150^{\circ}\mbox{C} \\ \mbox{V}_{\mbox{CC}}\mbox{ Pin Potential to Ground Pin} & -0.5\mbox{V to } +7.0\mbox{V} \\ \end{array}$ 

 $\begin{array}{lll} \mbox{V}_{\mbox{CC}} \mbox{ Pin Potential to Ground Pin} & -0.5 \mbox{V to } +7.0 \mbox{V} \\ \mbox{Input Voltage (Note 2)} & -0.5 \mbox{V to } +7.0 \mbox{V} \\ \mbox{Input Current (Note 2)} & -30 \mbox{ mA to } +5.0 \mbox{ mA} \\ \end{array}$ 

Voltage Applied to Output

in HIGH State (with  $V_{CC} = 0V$ )

 $\begin{array}{ll} \text{Standard Output} & -0.5 \text{V to V}_{\text{CC}} \\ \text{3-STATE Output} & -0.5 \text{V to +5.5V} \end{array}$ 

Current Applied to Output

in LOW State (Max) twice the rated  $I_{OL}$  (mA)

# Recommended Operating Conditions

Free Air Ambient Temperature  $0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C}$  Supply Voltage +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation

under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

#### **DC Electrical Characteristics**


Symbol	Parameter		Min	Тур	Max	Units	v <sub>cc</sub>	Conditions
V <sub>IH</sub>	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal
V <sub>IL</sub>	Input LOW Voltage				0.8	V		Recognized as a LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage				-1.2	V	Min	I <sub>IN</sub> = -18 mA
V <sub>OH</sub>	Output HIGH	10% V <sub>CC</sub>	2.5			V	Min	I <sub>OH</sub> = -1 mA
	Voltage	5% V <sub>CC</sub>	2.7					I <sub>OH</sub> = -1 mA
V <sub>OL</sub>	Output LOW Voltage	10% V <sub>CC</sub>			0.5	V	Min	I <sub>OL</sub> = 20 mA
I <sub>IH</sub>	Input HIGH Current				5.0	μА	Max	V <sub>IN</sub> = 2.7V
I <sub>BVI</sub>	Input HIGH Current Breakdown Test				7.0	μА	Max	V <sub>IN</sub> = 7.0V
I <sub>CEX</sub>	Output HIGH Leakage Current				50	μА	Max	V <sub>OUT</sub> = V <sub>CC</sub>
V <sub>ID</sub>	Input Leakage Test		4.75			V	0.0	I <sub>ID</sub> = 1.9 μA All Other Pins Grounded
I <sub>OD</sub>	Output Leakage Circuit Current				3.75	μА	0.0	V <sub>IOD</sub> = 150 mV All Other Pins Grounded
I <sub>IL</sub>	Input LOW Current				-0.6	mA	Max	V <sub>IN</sub> = 0.5V
Ios	Output Short-Circuit Current		-60		-150	mA	Max	V <sub>OUT</sub> = 0V
I <sub>CCL</sub>	Power Supply Current			30	45	mA	Max	V <sub>O</sub> = LOW

# **AC Electrical Characteristics**


Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$			$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$		$T_A = 0$ °C to $+70$ °C $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$		Units
		Min	Тур	Max	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Input Frequency	80	100		70		80		MHz
t <sub>PLH</sub>	Propagation Delay	3.0	5.5	7.5	3.0	10.0	3.0	8.5	ns
t <sub>PHL</sub>	CP to Q <sub>n</sub>	3.5	6.0	8.5	3.5	10.5	3.5	9.5	115

# **AC Operating Requirements**

		$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$		$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = +5.0V$		$T_A = 0$ °C to +70°C $V_{CC} = +5.0V$		Units
Symbol	Parameter							
		Min	Max	Min	Max	Min	Max	
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	4.0		5.0		4.0		
t <sub>S</sub> (L)	D <sub>n</sub> to CP	4.0		5.0		4.0		ns
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	0		2.0		0		115
t <sub>H</sub> (L)	D <sub>n</sub> to CP	0		2.0		0		
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	6.0		4.5		6.0		
t <sub>S</sub> (L)	E to CP	10.0		13.0		10.0		ns
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	0		0		0		115
t <sub>H</sub> (L)	E to CP	0		0		0		
t <sub>W</sub> (H)	CP Pulse Width	4.0		5.0		4.0		ns
t <sub>W</sub> (L)	HIGH or LOW	6.0		7.5		6.0		115



5



16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N16E

Fairchild does not assume any responsibility for use of any circuity described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com