FAIRCHILD

SEMICONDUCTOR

74F524 8-Bit Registered Comparator

General Description

The 74F524 is an 8-bit bidirectional register with parallel input and output plus serial input and output progressing from LSB to MSB. All data inputs, serial and parallel, are loaded by the rising edge of the input clock. The device functions are controlled by two control lines (S₀, S₁) to execute shift, load, hold and read out.

An 8-bit comparator examines the data stored in the registers and on the data bus. Three true-HIGH, open-collector outputs representing "register equal to bus", "register greater than bus" and "register less than bus" are provided. These outputs can be disabled to the OFF state by the use of Status Enable (\overline{SE}). A mode control has also been provided to allow twos complement as well as magnitude compare. Linking inputs are provided for expansion to longer words.

April 1988 Revised August 1999

8-Bit bidirectional register with bus-oriented input-output

■ Register bus comparator with "equal to", "greater than"

■ Open-collector comparator outputs for AND-wired

Independent serial input-output to register

Twos complement or magnitude compare

and "less than" outputs

Cascadable in groups of eight bits

74F524 8-Bit Registered Comparato

Ordering Code:

Order Number	Package Number	Package Description
74F524SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74F524PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
	. T IB I 6 "	

Features

expansion

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.



Connection Diagram



74F524

Unit Loading/Fan Out

Dia Managa	Description	U.L.	Input I _{IH} /I _{IL}	
Pin Names	Description	HIGH/LOW	Output I _{OH} /I _{OL}	
S ₀ , S ₁	Mode Select Inputs	1.0/1.0	20 μA/–0.6 mA	
C/SI	Status Priority or Serial Data Input	1.0/1.0	20 µA/–0.6 mA	
СР	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 µA/–0.6 mA	
SE	Status Enable Input (Active LOW)	1.0/1.0	20 µA/–0.6 mA	
М	Compare Mode Select Input	1.0/1.0	20 μA/–0.6 mA	
I/O ₀ –I/O ₇	Parallel Data Inputs or	3.5/1.083	70 μA/–0.65 mA	
	3-STATE Parallel Data Outputs	150/40 (33.3)	–3 mA/24 mA (20 mA)	
C/SO	Status Priority or Serial Data Output	50/33.3	-1 mA/20 mA	
LT	Register Less Than Bus Output	OC (Note 1) /33.3	(Note 1) /20 mA	
EQ	Register Equal Bus Output	OC(Note 1) /33.3	(Note 1) /20 mA	
GT	Register Greater Than Bus Output	OC(Note 1) /33.3	(Note 1) /20 mA	

Note 1: OC = Open Collector

Number Representation Select Table

Μ	Operation			
L	Magnitude Compare			
Н	Twos Complement Compare			

Select Truth Table

S ₀	S ₁	Operation
L	L	Hold—Retains Data in Shift Register
L	н	Read—Read Contents in Register onto Data Bus,
		Data Remains in Register Unaffected by Clock
н	L	Shift—Allows Serial Shifting on Next Rising Clock Edge
н	Н	Load—Load Data on Bus into Register

Status Truth Table

(Hold Mode)

	Inputs		Outputs			
SE	C/SI	Data Comparison	EQ	GT	LT	C/SO
Н	н	Х	н	н	Н	1
L	L	$O_{A} - O_{H} > I/O_{0} - I/O_{7}$	L	н	Н	L
х	L	$O_{A} - O_{H} = I / O_{0} - I / O_{7}$	н	н	Н	L
н	L	$O_{A} - O_{H} < I/O_{0} - I/O_{7}$	L	н	Н	L
н	н	$O_A - O_H > I / O_0 - I / O_7$	L	н	L	L
н	н	$O_{A} - O_{H} = I / O_{0} - I / O_{7}$	н	L	L	н
L	н	0 _A -0 _H < I/0 ₀ -I/0 ₇	L	L	н	L
a are equal, o	therwise LOV	V				

1 = HIGH if data are equal, H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

Functional Description

The 74F524 contains eight D-type flip-flops connected as a shift register with provision for either parallel or serial loading. Parallel data may be read from or loaded into the registers via the data bus $I/O_0 - I/O_7$. Serial data is entered from the C/SI input and may be shifted into the register and out through the C/SO output. Both parallel and serial data entry occur on the rising edge of the input clock (CP). The operation of the shift register is controlled by two signals $\ensuremath{\mathsf{S}}_0$ and S1 according to the Select Truth Table. The 3-STATE parallel output buffers are enabled only in the Read mode.

One port of an 8-bit comparator is attached to the data bus while the other port is tied to the outputs of the internal register. Three active-OFF, open-collector outputs indicate whether the contents held in the shift register are "greater than", (GT), "less than" (LT), or "equal to" (EQ) the data on the input bus. A HIGH signal on the Status Enable (SE) input disables these outputs to the OFF state. A mode control input (M) allows selection between a straightforward magnitude compare or a comparison between twos complement numbers.

For "greater than" or "less than" detection, the C/SI input must be held HIGH, as indicated in the Status Truth Table. The internal logic is arranged such that a LOW signal on the C/SI input disables the "greater than" and "less than" outputs. The C/SO output will be forced HIGH if the "equal to" status condition exists, otherwise C/SO will be held LOW. These facilities enable the 74F524 to be cascaded for word length greater than eight bits.

Word length expansion (in groups of eight bits) can be achieved by connecting the C/SO output of the more significant byte to the C/SI input of the next less significant byte and also to its own SE input (see Figure 1). The C/SI input of the most significant device is held HIGH while the SE input of the least significant device is held LOW. The corresponding status outputs are AND-wired together. In the case of twos complement number compare, only the Mode input to the most significant device should be HIGH. The Mode inputs to all other cascaded devices are held LOW.

Suppose that an inequality condition is detected in the most significant device. Assuming that the byte stored in the register is greater than the byte on the data bus, the EQ and LT outputs will be pulled LOW and the GT output will float HIGH. Also the C/SO output of the most significant device will be forced LOW, disabling the subsequent devices but enabling its own status outputs. The correct status condition is thus indicated. The same applies if the registered byte is less than the data byte, only in this case the EQ and GT outputs go LOW and LT output floats HIGH. If an equality condition is detected in the most significant device, its C/SO output is forced HIGH. This enables the next less significant device and also disables its own status outputs. In this way, the status output priority is handed down to the next less significant device which now effectively becomes the most significant byte. The worst case propagation delay for a compare operation involving "n" cascaded 74F524s will be when an equality condition is detected in all but the least significant byte. In this case, the status priority has to ripple all the way down the chain before the correct status output is established. Typically, this will take 35 + 6(n-2) ns.



74F524



Absolute Maximum Ratings(Note 2)

Storage TemperatureAmbient Temperature under BiasJunction Temperature under BiasV_{CC} Pin Potential to Ground PinInput Voltage (Note 3)Input Current (Note 3)-3Voltage Applied to Outputin HIGH State (with V_{CC} = 0V)Standard Output3-STATE OutputCurrent Applied to Outputin LOW State (Max)twice to

DC Electrical Characteristics

-65°C to +150°C -55°C to +125°C -55°C to +125°C -0.5V to +150C -0.5V to +7.0V -0.5V to +7.0V -30 mA to +5.0 mA

-0.5V to V_{CC} -0.5V to +5.5V

twice the rated I_{OL} (mA)

Recommended Operating Conditions

Free Air Ambient Temperature Supply Voltage 0°C to +70°C +4.5V to +5.5V

Note 2: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 3: Either voltage limit or current limit is sufficient to protect inputs.

v_{cc} Symbol Parameter Min Тур Max Units Conditions 2.0 Recognized as a HIGH Signal V_{IH} Input HIGH Voltage V Input LOW Voltage 0.8 Recognized as a LOW Signal V_{IL} ۷ $I_{IN} = -18 \text{ mA}$ Input Clamp Diode Voltage Min V_{CD} -12 V 10% V_{CC} Output HIGH 2.5 $I_{OH} = -1 \text{ mA}$ Vон Voltage 10% V_{CC} 24 $I_{OH} = -3 \text{ mA}$ ٧ Min 5% V_{CC} 2.7 I_{OH} = -1 mA $I_{OH} = -3 \text{ mA}$ 5% V_{CC} 2.7 Output LOW 10% V_{CC} 0.5 I_{OL} = 20 mA (I/O_n) VOL v Min 10% V_{CC} $I_{OL} = 24 \text{ mA}$ (LT, GT, EQ, C/SO) Voltage 0.5 Input HIGH Current $V_{IN} = 2.7V$ 5.0 μΑ Max $I_{\rm H}$ Input HIGH Current V_{IN} = 7.0V I_{BVI} 7.0 μA Max Breakdown Test Output HIGH $V_{OUT} = V_{CC} (I/O_n, C/SO)$ ICEX 50 μA Max Leakage Current $I_{ID} = 1.9 \ \mu A$ V_{ID} Input Leakage 4.75 V 0.0 Test All Other Pins Grounded Output Leakage V_{IOD} = 150 mV IOD 3.75 μΑ 0.0 Circuit Current All Other Pins Grounded Input LOW Current -0.6 mΑ Max V_{IN} = 0.5V $I_{\rm IL}$ $V_{I/O} = 2.7V$ Output Leakage Current 70 Max I_{IH} + I_{OZH} μA I_{IL} + I_{OZL} Output Leakage Current -650 μΑ Max V_{I/O} = 0.5V Output Short-Circuit Current $V_{OUT} = 0V$ -60 los -150mΑ Max Open Collector, Output I_{OHC} 250 μΑ Min $V_{OUT} = V_{CC}$ OFF Leakage Test Power Supply Current 128 180 mΑ Max V_O = HIGH ICCH 128 $V_0 = LOW$ ICCL Power Supply Current 180 mΑ Max $V_{O} = HIGH Z$ Power Supply Current 128 180 mΑ Max I_{CCZ}

			T _A = +25°C		$T_A = 0^\circ C$	to +70°C	
Symbol	Parameter		V _{CC} = +5.0V		V _{CC} =	+5.0V	U
			C _L = 50 pF		C _L =	50 pF	
,		Min	Тур	Max	Min	Max	
t _{MAX}	Maximum Shift Frequency	50	/5	20.0	50	04.0	N
^t PLH ≁	Propagation Delay	9.0	16.5	20.0	9.0	21.0	
PHL t	Propagation Delay	5.0	9.5	12.0	5.0 8.5	20.0	
^v PLH	I/O ₂ to GT	6.5	14.1	16.5	6.5	20.0	
ter u	Propagation Delay	7.0	15.5	20.0	7.0	21.0	
ФLH toui	I/Q _p to LT	4.5	10.0	14.0	4.5	15.0	
toru	Propagation Delay	8.0	15.2	19.5	8.0	20.5	
toui	I/O _n to C/SO	6.0	12.5	16.0	6.0	17.0	
tрiн	Propagation Delay	10.0	20.0	25.0	10.0	26.0	
t _{PHL}	CP to EQ	4.0	8.5	16.5	4.0	17.5	
t _{PLH}	Propagation Delay	10.0	16.5	21.0	10.0	22.0	
t _{PHL}	CP to GT	8.5	17.0	22.0	8.5	23.0	
t _{PLH}	Propagation Delay	9.0	20.0	25.0	9.0	26.0	
t _{PHL}	CP to LT	5.5	13.5	17.0	5.5	18.0	
t _{PLH}	Propagation Delay CP to C/SO (Load)	8.5	16.5	21.0	8.5	22.0	
t _{PLH}	Propagation Delay	5.0	10.0	13.0	5.0	14.0	
t _{PHL}	CP to C/SO (Serial Shift)	4.5	9.0	11.5	4.5	12.5	
t _{PLH}	Propagation Delay	9.0	15.0	19.0	9.0	20.0	
t _{PHL}	C/SI to GT	3.0	6.5	8.5	3.0	9.5	
t _{PLH}	Propagation Delay	8.0	15.5	20.0	8.0	21.0	1
t _{PHL}	C/SI to LT	3.5	6.5	8.5	3.5	9.5	
t _{PLH}	Propagation Delay	6.5	11.5	14.5	6.5	15.5	
t _{PHL}	S ₀ , S ₁ to C/SO	5.5	14.0	18.0	5.5	19.0	
t _{PLH}	Propagation Delay	3.5	8.0	10.5	3.5	11.5	
t _{PHL}	SE to EQ	2.5	6.0	8.0	2.5	9.0	
t _{PLH}	Propagation Delay	6.5	12.5	16.0	6.5	17.0	
t _{PHL}	SE to GT	3.5	6.0	8.0	3.5	9.0	
t _{PLH}	Propagation Delay	5.0	10.5	13.5	5.0	14.5	
t _{PHL}	SE to LT	3.5	6.0	8.0	3.5	9.0	
t _{PLH}	Propagation Delay	4.0	8.5	11.0	4.0	12.0	
t _{PHL}	C/SI to C/SO	4.0	8.5	11.0	4.0	12.0	
t _{PLH}	Propagation Delay	8.0	15.0	19.5	8.0	20.5	
t _{PHL}	M to GT	6.0	12.0	17.5	6.0	18.5	
t _{PLH}	Propagation Delay	8.0	17.0	22.0	8.0	23.0	
	M to LI	4.5	9.5	12.0	4.5	13.0	
^I PLH	Propagation Delay	15.0	25.0	33.0	15.0	35.0	
PHL	S ₀ , S ₁ ID EQ	9.0	19.0	22.0	9.0	20.0	
∙PLH t=	S. S. to GT	10.5	18.0	23.0	10.5	24.0	
PHL tour	Propagation Delay	13.0	22.0	28.0	13.0	30.0	
PLH	So Se to LT	12.0	19.0	20.0	12.0	25.0	
rHL tozu	Output Enable Time	4.5	10.0	13.0	4.5	14.0	
tozi	S_0 , S_1 to I/Q_0	5.5	11.0	15.0	5.5	16.0	
TZL TPH7	Output Disable Time	3.5	8.0	12.0	3.5	13.0	
t _{PI 7}	S_{0} , S_{1} to I/O_{p}	4.5	9.6	12.5	4.5	13.5	
1 64	V. 1 ··· · · II						

AC Operating Requirements

Symbol		$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$		$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$		Units	
	Parameter						
		Min	Max	Min	Max	1	
t _S (H)	Setup Time, HIGH or LOW	6.0		6.0			
t _S (L)	I/O _n to CP	6.0		6.0			
t _H (H)	Hold Time, HIGH or LOW	0		0		115	
t _H (L)	I/O _n to CP	0		0			
t _S (H)	Setup Time, HIGH or LOW	10.0		10.0			
t _S (L)	S ₀ or S ₁ to CP	10.0		10.0			
t _H (H)	Hold Time, HIGH or LOW	0		0		115	
t _H (L)	S ₀ or S ₁ to CP	0		0			
t _S (H)	Setup Time, HIGH or LOW	7.0		7.0			
t _S (L)	C/SI to CP	7.0		7.0			
t _H (H)	Hold Time, HIGH or LOW	0		0		- ns	
t _H (L)	C/SI to CP	0		0			
t _W (H)	Clock Pulse Width, HIGH	5.0		5.0		ns	

74F524



