

April 1988 Revised August 1999

# 74F534

# Octal D-Type Flip-Flop with 3-STATE Outputs

#### **General Description**

The 74F534 is a high speed, low-power octal D-type flipflop featuring separate D-type inputs for each flip-flop and 3-STATE outputs for bus-oriented applications. A buffered Clock (CP) and Output Enable  $\overline{(\text{OE})}$  are common to all flipflops. The 74F534 is the same as the 74F374 except that the outputs are inverted.

#### **Features**


- Edge-triggered D-type inputs
- Buffered positive edge-triggered clock
- 3-STATE outputs for bus-oriented applications

#### **Ordering Code:**


Order Number	Package Number	Package Description				
74F534SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide				
74F534SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide				
74F534PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide				

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

#### **Logic Symbols**



IEEE/IEC



### **Connection Diagram**



### **Unit Loading/Fan Out**

Pin Names	Description	U.L.	Input I <sub>IH</sub> /I <sub>IL</sub>	
Fill Names	Description	HIGH/LOW	Output I <sub>OH</sub> /I <sub>OL</sub>	
D <sub>0</sub> -D <sub>7</sub>	Data Inputs	1.0/1.0	20 μA/–0.6 mA	
СР	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 μA/–0.6 mA	
OE	3-STATE Output Enable Input (Active LOW)	1.0/1.0	20 μA/–0.6 mA	
$\overline{O}_0 - \overline{O}_7$	Complementary 3-STATE Outputs	150/40(33.3)	−3 mA/24 mA (20 mA)	

#### **Function Table**


	Output		
СР	OE	D	ō
~	L	Н	L
~	L	L	Н
L	L	X	$\overline{O}_0$
Х	Н	X	Z

H = HIGH Voltage Level

#### **Functional Description**

The 74F534 consists of eight edge-triggered flip-flops with individual D-type inputs and 3-STATE complementary outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold times requirements on the LOW-to-HIGH clock (CP) transition. With the Output Enable (OE) LOW, the contents of the eight flip-flops are available at the outputs. When the  $\overline{\text{OE}}$  is HIGH, the outputs go to the high impedance state. Operation of the  $\overline{\text{OE}}$  input does not affect the state of the flip-flops.

## **Logic Diagram**



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

L = LOW Voltage Level Z = High Impedance

X = Immaterial

#### **Absolute Maximum Ratings**(Note 1)

 $\begin{array}{ll} \mbox{Storage Temperature} & -65^{\circ}\mbox{C to } +150^{\circ}\mbox{C} \\ \mbox{Ambient Temperature under Bias} & -55^{\circ}\mbox{C to } +125^{\circ}\mbox{C} \\ \end{array}$ 

Voltage Applied to Output in HIGH State (with  $V_{CC} = 0V$ )

 $\begin{array}{ll} \text{Standard Output} & -0.5 \text{V to V}_{\text{CC}} \\ \text{3-STATE Output} & -0.5 \text{V to } +5.5 \text{V} \end{array}$ 

Current Applied to Output

in LOW State (Max)  ${\rm twice \ the \ rated \ I_{OL} \ (mA)}$  ESD Last Passing Voltage (Min)  ${\rm 4000V}$ 

# Recommended Operating Conditions

Free Air Ambient Temperature  $0^{\circ}$ C to +70°C Supply Voltage +4.5V to +5.5V

**Note 1:** Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

#### **DC Electrical Characteristics**


Symbol	Parameter Input HIGH Voltage		Min	Тур	Max	Units	v <sub>cc</sub>	Conditions		
V <sub>IH</sub>			2.0			V		Recognized as a HIGH Signal		
V <sub>IL</sub>	Input LOW Voltage				0.8	V		Recognized as a LOW Signal		
V <sub>CD</sub>	Input Clamp Diode Volt	age			-1.2	V	Min	I <sub>IN</sub> = -18 mA		
V <sub>OH</sub>	Output HIGH 10% V <sub>CC</sub>		2.5					I <sub>OH</sub> = -1 mA		
	Voltage	10% V <sub>CC</sub>	2.4			V	Min	$I_{OH} = -3 \text{ mA}$		
		5% V <sub>CC</sub>	2.7			V	IVIIII	$I_{OH} = -1 \text{ mA}$		
		5% V <sub>CC</sub>	2.7					$I_{OH} = -3 \text{ mA}$		
V <sub>OL</sub>	Output LOW Voltage	10% V <sub>CC</sub>			0.5	V	Min	I <sub>OL</sub> = 24 mA		
I <sub>IH</sub>	Input HIGH Current				5.0	μΑ	Max	V <sub>IN</sub> = 2.7V		
I <sub>BVI</sub>	Input HIGH Current				7.0		Max	V 7.0V		
	Breakdown Test				7.0	μА	iviax	V <sub>IN</sub> = 7.0V		
I <sub>CEX</sub>	Output HIGH				50	^		· · · · · ·		
	Leakage Current				50	μА	Max	$V_{OUT} = V_{CC}$		
V <sub>ID</sub>	Input Leakage		4.75			V		0.0	0.0	$I_{ID} = 1.9 \mu\text{A}$
	Test		4.75			V	0.0	All Other Pins Grounded		
I <sub>OD</sub>	Output Leakage				3.75	^	0.0	V <sub>IOD</sub> = 1.50 μA		
	Circuit Current				3.75	μА	0.0	All Other Pins Grounded		
I <sub>IL</sub>	Input LOW Current				-0.6	mA	Max	V <sub>IN</sub> = 0.5V		
I <sub>OZH</sub>	Output Leakage Curren	it			50	μΑ	Max	V <sub>OUT</sub> = 2.7V		
I <sub>OZL</sub>	Output Leakage Curren	it			-50	μΑ	Max	V <sub>OUT</sub> = 0.5V		
Ios	Output Short-Circuit Cu	rrent	-60		-150	mA	Max	V <sub>OUT</sub> = 0V		
I <sub>ZZ</sub>	Bus Drainage Test				500	μА	0.0V	V <sub>OUT</sub> = 5.25V		
I <sub>CCZ</sub>	Power Supply Current			55	86	mA	Max	V <sub>O</sub> = HIGH Z		


# **AC Electrical Characteristics**

Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$			$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$		$T_A = 0$ °C to +70°C $V_{CC} = +5.0V$ $C_L = 50$ pF		Units
		Min	Тур	Max	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency	100			60		70		MHz
t <sub>PLH</sub>	Propagation Delay	4.0	6.5	8.5	4.0	10.5	4.0	10.0	20
t <sub>PHL</sub>	CP to $\overline{O}_n$	4.0	6.5	8.5	4.0	11.0	4.0	10.0	ns
t <sub>PZH</sub>	Output Enable Time	2.0	9.0	11.5	2.0	14.0	2.0	12.5	
t <sub>PZL</sub>		2.0	5.8	7.5	2.0	10.0	2.0	8.5	ns
t <sub>PHZ</sub>	Output Disable Time	1.5	5.3	7.0	1.5	8.0	1.5	8.0	115
t <sub>PLZ</sub>		1.5	4.3	5.5	1.5	7.5	1.5	6.5	

# **AC Operating Requirements**

		$T_A = +25$ °C $V_{CC} = +5.0V$		$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = +5.0V$		$T_A = 0$ °C to +70°C $V_{CC} = +5.0V$		Units
Symbol	Parameter							
		Min	Max	Min	Max	Min	Max	İ
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	2.0		2.0		2.0		
t <sub>S</sub> (L)	D <sub>n</sub> to CP	2.0		2.5		2.0		ns
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	2.0		2.0		2.0		115
t <sub>H</sub> (L)	D <sub>n</sub> to CP	2.0		2.5		2.0		
t <sub>W</sub> (H)	CP Pulse Width	7.0		7.0		7.0		ns
t <sub>W</sub> (L)	HIGH or LOW	6.0		6.0		6.0		115





Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com