## FAIRCHILD

SEMICONDUCTOR

#### April 1988 Revised August 1999

# 74F620 • 74F623 Inverting Octal Bus Transceiver with 3-STATE Outputs

#### **General Description**

These devices are octal bus transceivers designed for asynchronous two-way data flow between the A and B busses. Both busses are capable of sinking 64mA and have 3-STATE outputs. Dual enable pins (GAB, GBA) allow data transmission from the A bus to the B bus or from the B bus to the A bus. The 74F620 is an inverting option of the 74F623.

#### **Features**


- Designed for asynchronous two-way data flow between busses
- Outputs sink 64 mA
- Dual enable inputs control direction of data flow
- Guaranteed 4000V minimum ESD protection
- 74F620 is an inverting option of the 74F623


#### **Ordering Code:**


Order Number	Package Number	Package Description
74F620PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
74F623SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74F623PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

### Logic Symbol







FAST® is a registered trademark of Fairchild Semiconductor Corporation
© 1999 Fairchild Semiconductor Corporation
DS009577

## **Unit Loading/Fan Out**

Pin Names	Description	U.L.	Input I <sub>IH</sub> /I <sub>IL</sub>	
Pin Names	Description	HIGH/LOW	Output I <sub>OH</sub> /I <sub>OL</sub>	
GBA, GAB	Enable Inputs	1.0/1.0	20 µA/-0.6 mA	
A <sub>0</sub> -A <sub>7</sub>	A Inputs or	3.5/1.083	70 μA/–0.4 mA	
	3-STATE Outputs	150/40	–3 mA/64 mA	
B <sub>0</sub> –B <sub>7</sub>	B Inputs or	3.5/1.083	70 μA/–0.4 mA	
	3-STATE Outputs	150/40	–3 mA/64 mA	


## **Functional Description**

The enable inputs GAB and GBA control whether data is transmitted from the A bus to the B bus or from the B bus to the A bus. If both GBA and GAB are disabled (GBA HIGH and GAB LOW), the outputs are in the high impedance state and data is stored at the A and B busses. When GBA is active LOW, B data is sent to the A bus. When GAB is active HIGH, data from the A bus is sent to the B bus. If both enable inputs are active (GBA LOW and GAB HIGH) B data is sent to the A bus while A data is sent to the B bus.

## **Function Table**

Enable Inputs		Operation		
GBA	GAB	74F620	74F623	
L	L	B Data to A Bus	B Data to A Bus	
Н	Н	A Data to B Bus	A Data to B Bus	
Н	L	Z	Z	
L	н	B Data to A Bus,	B Data to A Bus,	
		A Data to B Bus	A Data to B Bus	

H = HIGH Voltage Level L = LOW Voltage Level Z = High Impedance



## Absolute Maximum Ratings(Note 1)

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	$-55^{\circ}C$ to $+125^{\circ}C$
Junction Temperature under Bias	$-55^{\circ}C$ to $+150^{\circ}C$
V <sub>CC</sub> Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$ )	
Standard Output	-0.5V to V <sub>CC</sub>
3-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I <sub>OL</sub> (mA)
ESD Last Passing Voltage (Min)	4000V

# Recommended Operating Conditions

Free Air Ambient Temperature Supply Voltage 74F620 • 74F623

 $0^{\circ}C$  to  $+70^{\circ}C$ 

+4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

## **DC Electrical Characteristics**

Symbol	Parameter	Min	Тур	Max	Units	v <sub>cc</sub>	Conditions
VIH	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signa
VIL	Input LOW Voltage			0.8	V		Recognized as a LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage			-1.2	V	Min	I <sub>IN</sub> = -18 mA (Non I/O Pins)
V <sub>OH</sub>	Output HIGH 10% V <sub>CC</sub>	2.0			v	Min	I <sub>OH</sub> = -15 mA (A <sub>n</sub> , B <sub>n</sub> )
V <sub>OL</sub>	Output LOW 10% V <sub>CC</sub>			0.55	v	Min	$I_{OL} = 64 \text{ mA} (A_n, B_n)$
IIH	Input HIGH Current			5.0	μA	Max	V <sub>IN</sub> = 2.7V
I <sub>BVI</sub>	Input HIGH Current Breakdown Test			7.0	μΑ	Max	V <sub>IN</sub> = 7.0V (GBA, GAB)
I <sub>BVIT</sub>	Input HIGH Current Breakdown (I/O)			0.5	mA	Max	$V_{IN} = 5.5V (A_n, B_n)$
ICEX	Output HIGH Leakage Current			50	μΑ	Max	$V_{OUT} = V_{CC}$
V <sub>ID</sub>	Input Leakage Test	4.75			v	0.0	I <sub>ID</sub> = 1.9 μA All Other Pins Grounded
I <sub>OD</sub>	Output Leakage Circuit Current			3.75	μΑ	0.0	V <sub>IOD</sub> = 150 mV All Other Pins Grounded
I <sub>IL</sub>	Input LOW Current			-0.6	mA	Max	V <sub>IN</sub> = 0.5V (Non I/O Pins)
I <sub>IH</sub> + I <sub>OZH</sub>	Output Leakage Current			70	μA	Max	V <sub>OUT</sub> = 2.7V (A <sub>n</sub> , B <sub>n</sub> )
I <sub>IL</sub> + I <sub>OZL</sub>	Output Leakage Current			-650	μΑ	Max	V <sub>OUT</sub> = 0.5V (A <sub>n</sub> , B <sub>n</sub> )
los	Output Short-Circuit Current	-100		-225	mA	Max	V <sub>OUT</sub> = 0V
I <sub>ZZ</sub>	Bus Drainage Test			500	μΑ	0.0V	V <sub>OUT</sub> = 5.25V
I <sub>CCH</sub>	Power Supply Current (74F620)			82	mA	Max	$V_0 = HIGH, V_{IN} = 0.2V$
I <sub>CCL</sub>	Power Supply Current (74F620)			82	mA	Max	V <sub>O</sub> = LOW
I <sub>CCZ</sub>	Power Supply Current (74F620)			95	mA	Max	V <sub>O</sub> = HIGH Z
I <sub>CCH</sub>	Power Supply Current (74F623)			65	mA	Max	V <sub>O</sub> = HIGH
I <sub>CCL</sub>	Power Supply Current (74F623)			82	mA	Max	$V_0 = LOW, V_{IN} = 0.2V$
I <sub>CCZ</sub>	Power Supply Current (74F623)			85	mA	Max	V <sub>O</sub> = HIGH Z

4F623
►•
74F620

#### **AC Electrical Characteristics**

Symbol			$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$			Units
	Parameter					
Symbol						
		Min	Typ Max	Min	Max	l
t <sub>PLH</sub>	Propagation Delay	2.5	7.5	2.0	8.0	ns
t <sub>PHL</sub>	A Input to B Output (74F620)	2.0	7.0	2.0	7.0	115
t <sub>PLH</sub>	Propagation Delay	2.5	7.5	2.0	8.0	
t <sub>PHL</sub>	B Input to A Output (74F620)	2.0	7.0	2.0	7.0	ns
t <sub>PLH</sub>	Propagation Delay	1.5	6.5	1.5	7.5	
t <sub>PHL</sub>	A Input to B Output (74F623)	2.0	7.0	2.0	7.5	ns
t <sub>PLH</sub>	Propagation Delay	1.5	6.5	1.5	7.5	
t <sub>PHL</sub>	B Input to A Output (74F623)	2.0	7.0	2.0	7.5	ns
t <sub>PZH</sub>	Enable Time	2.0	7.0	2.0	8.0	
t <sub>PZL</sub>	GBA Input to A Output	2.5	8.0	2.0	8.5	ns
t <sub>PHZ</sub>	Disable Time	1.5	6.5	1.5	7.5	115
t <sub>PLZ</sub>	GBA Input to A Output	1.0	5.5	1.0	5.5	
t <sub>PZH</sub>	Enable Time	2.0	7.5	2.0	8.5	
t <sub>PZL</sub>	GAB Input to B Output (74F620)	3.0	8.0	2.0	8.5	ns
t <sub>PHZ</sub>	Disable Time	2.5	8.0	2.0	9.0	115
t <sub>PLZ</sub>	GAB Input to B Output (74F620)	2.0	7.5	2.0	8.0	
t <sub>PZH</sub>	Enable Time	2.0	7.5	2.0	8.5	
t <sub>PZL</sub>	GAB Input to B Output (74F623)	2.5	8.0	2.0	8.5	ns
t <sub>PHZ</sub>	Disable Time	2.0	8.0	2.0	9.0	115
t <sub>PLZ</sub>	GAB Input to B Output (74F623)	2.0	8.0	2.0	8.0	

