## FAIRCHILD

SEMICONDUCTOR

April 1988 Revised August 1999

## 74F675A 16-Bit Serial-In, Serial/Parallel-Out Shift Register

#### **General Description**


The 74F675A contains a 16-bit serial in/serial out shift register and a 16-bit parallel out storage register. Separate serial input and output pins are provided for expansion to longer words. By means of a separate clock, the contents of the shift register are transferred to the storage register. The contents of the storage register can also be loaded back into the shift register. A HIGH signal on the Chip Select input prevents both shifting and parallel loading.

## **Features**

- Serial-to-parallel converter
- 16-Bit serial I/O shift register
- 16-Bit parallel out storage register
- Recirculating parallel transfer
- Expandable for longer words
- Slim 24 lead package
- 74F675A version prevents false clocking through CS or R/W inputs

#### **Ordering Code:**

Order Number	Package Number	Package Description
74F675ASC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74F675APC	N24A	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-010, 0.600 Wide
74F675ASPC	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-100, 0.300 Wide
Devices also available	in Tape and Reel. Specify	by appending the suffix letter "X" to the ordering code.



© 1999 Fairchild Semiconductor Corporation DS009587

# 74F675A

## **Unit Loading/Fan Out**

Pin Names	Description	U.L.	Input I <sub>IH</sub> /I <sub>IL</sub>	
	Description	HIGH/LOW	Output I <sub>OH</sub> /I <sub>OL</sub>	
SI	Serial Data Input	1.0/1.0	20 µA/-0.6 mA	
CS	Chip Select Input (Active LOW)	1.0/1.0	20 µA/-0.6 mA	
SHCP	Shift Clock Pulse Input (Active Falling Edge)	1.0/1.0	20 µA/-0.6 mA	
STCP	Store Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 µA/-0.6 mA	
R/W	Read/Write Input	1.0/1.0	20 µA/-0.6 mA	
SO	Serial Data Output	50/33.3	–1 mA/20 mA	
Q <sub>0</sub> -Q <sub>15</sub>	Parallel Data Outputs	50/33.3	–1 mA/20 mA	

#### **Functional Description**

The 16-Bit shift register operates in one of four modes, as determined by the signals applied to the Chip Select (CS), Read/Write (R/W) and Store Clock Pulse (STCP) input. State changes are indicated by the falling edge of the Shift Clock Pulse (SHCP). In the Shift Right mode, data enters  $D_0$  from the Serial Input (SI) pin and exits from  $Q_{15}$  via the Serial Data Output (SO) pin. In the Parallel Load mode, data from the storage register outputs enter the shift regis-ter and serial shifting is inhibited.

## **Shift Register Operations Table**

CS	R/W	SHCP	STCD	
			SICF	Mode
Н	Х	Х	Х	Hold
L	L	~	Х	Shift Right
L	Н	$\sim$	L	Shift Right
L	Н	~	Н	Parallel Load,
				No Shifting

The storage register is in the Hold mode when either  $\overline{\text{CS}}$  or  $R/\overline{W}$  is HIGH. With  $\overline{\text{CS}}$  and  $R/\overline{W}$  both LOW, the storage register is parallel loaded from the shift register on the rising edge of STCP.

To prevent false clocking of the shift register, SHCP should be in the LOW state during a LOW-to-HIGH transition of CS. To prevent false clocking of the storage register, STCP should be LOW during a HIGH-to-LOW transition of  $\overline{CS}$  if R/W is LOW, and should also be LOW during a HIGH-to-LOW transition of R/W if  $\overline{CS}$  is LOW.


## **Storage Register Operations Table**

Inputs			Operating
CS	R/W	STCP	Mode
Н	Х	Х	Hold
L	н	Х	Hold
L	L	~	Parallel Load

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

- = HIGH-to-LOW Transition - = LOW-to-HIGH Transition



## Absolute Maximum Ratings(Note 1)

Storage Temperature	-65°
Ambient Temperature under Bias	–55°
Junction Temperature under Bias	–55°
V <sub>CC</sub> Pin Potential to Ground Pin	-0
Input Voltage (Note 2)	-0
Input Current (Note 2)	–30 m/
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$ )	
Standard Output	-
3-STATE Output	-0
Current Applied to Output	
in LOW State (Max)	twice the ra

**DC Electrical Characteristics** 

°C to +150°C °C to +125°C °C to +150°C 0.5V to +7.0V 0.5V to +7.0V A to +5.0 mA

-0.5V to V<sub>CC</sub> 0.5V to +5.5V

ated I<sub>OL</sub> (mA)

## **Recommended Operating** Conditions

Free Air Ambient Temperature Supply Voltage

 $0^{\circ}C$  to  $+70^{\circ}C$ +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

#### Symbol Parameter Min Тур Мах Units $v_{cc}$ Conditions 2.0 Recognized as a HIGH Signal ${\rm V}_{\rm IH}$ Input HIGH Voltage V Input LOW Voltage 0.8 V Recognized as a LOW Signal $V_{\text{IL}}$ Input Clamp Diode Voltage Min I<sub>IN</sub> = -18 mA V $V_{\text{CD}}$ -1.2 V<sub>OH</sub> $I_{OH} = -1 \text{ mA}$ Output HIGH 10% V<sub>CC</sub> 2.5 V Min $I_{OH} = -1 \text{ mA}$ Voltage 5% $V_{CC}$ 2.7 VOL Output LOW 10% V<sub>CC</sub> 0.5 V Min I<sub>OL</sub> = 20 mA Voltage Input HIGH $I_{\rm H}$ $V_{IN} = 2.7V$ 5.0 μΑ Max Current Input HIGH Current $I_{\text{BVI}}$ 7.0 μΑ Max V<sub>IN</sub> = 7.0V Breakdown Test Output HIGH ICEX 50 μΑ Max $V_{OUT} = V_{CC}$ Leakage Current I<sub>ID</sub> = 1.9 μA $V_{\text{ID}}$ Input Leakage 4.75 v 0.0 All Other Pins Grounded Test V<sub>IOD</sub> = 150 mV $I_{OD}$ Output Leakage 3.75 μΑ 0.0 Circuit Current All Other Pins Grounded -0.6 Input LOW Current mΑ Max $V_{IN} = 0.5V$ ${\rm I}_{\rm IL}$ V<sub>OUT</sub> = 0V Output Short-Circuit Current -60 -150 mΑ Max I<sub>OS</sub> V<sub>O</sub> = HIGH Power Supply Current 106 160 Max ICCH mΑ Power Supply Current 106 160 mΑ Max V<sub>O</sub> = LOW ICCL

## 74F675A


ч.
S
N
Ö
Ľ.
4
Ň


## **AC Electrical Characteristics**

Symbol	Parameter		$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$			$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$	
		Min	Тур	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency	100	130		85		MHz
t <sub>PLH</sub>	Propagation Delay	3.0	8.0	10.5	2.5	12.0	
t <sub>PHL</sub>	STCP to Q <sub>n</sub>	3.0	10.5	13.5	2.5	15.0	ns
t <sub>PLH</sub>	Propagation Delay	4.0	7.0	9.5	3.5	10.5	
t <sub>PHL</sub>	SHCP to SO	4.5	8.0	10.5	4.0	12.0	ns

## AC Operating Requirements

		<b>T</b> <sub>A</sub> = +	$T_A = +25^{\circ}C$		$T_A = 0^{\circ}C$ to $+70^{\circ}C$		
Symbol	Parameter	V <sub>CC</sub> = -	$V_{CC} = +5.0V$		$V_{CC} = +5.0V$		
		Min	Мах	Min	Max	-	
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	3.5		4.0			
t <sub>S</sub> (L)	CS or R/W to STCP	5.5		6.5		ns	
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	0		0		115	
t <sub>H</sub> (L)	CS or R/W to STCP	0		0			
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	3.0		3.5			
t <sub>S</sub> (L)	SI to SHCP	3.0		3.5	3.5		
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	3.0		3.5		ns	
t <sub>H</sub> (L)	SI to SHCP	3.0		3.5			
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	6.5		7.5			
t <sub>S</sub> (L)	R/W to SHCP	9.0		10.0		ns	
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	0		0		ns ns	
t <sub>H</sub> (L)	R/W to SHCP	0		0			
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	7.0		8.0			
t <sub>S</sub> (L)	STCP to SHCP	7.0		8.0		ns	
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	0		0		115	
t <sub>H</sub> (L)	STCP to SHCP	0		0			
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	3.0		3.5			
t <sub>S</sub> (L)	CS to SHCP	3.0		3.5		ns	
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	3.0		3.5		115	
t <sub>H</sub> (L)	CS to SHCP	3.0		3.5			
t <sub>W</sub> (H)	SHCP Pulse Width	5.0		6.0			
t <sub>W</sub> (L)	HIGH or LOW	5.0		6.0			
t <sub>W</sub> (H)	STCP Pulse Width	6.0		7.0		ns	
t <sub>W</sub> (L)	HIGH or LOW	5.0		6.0			
t <sub>S</sub> (L)	SHCP to STCP	8.0		9.0		ns	
t <sub>H</sub> (H)	SHCP to STCP	0.0		0.0		ns	





6