

March 1990 Revised August 1999

## 74F794

## 8-Bit Register with Readback

## **General Description**

The 74F794 is an 8-bit register with readback capability designed to store data as well as read the register information back onto the data bus. The I/O bus (D bus) has 3-STATE outputs. Current sinking capability is 64 mA on both the D and Q busses.

Data is loaded into the registers on the LOW-to-HIGH transition of the clock (CP). The output enable  $(\overline{\text{OE}})$  is used to enable data on  $D_0-D_7$ . When  $\overline{\text{OE}}$  is LOW, the output of the registers is enabled on  $D_0-D_7$ , enabling D as an output bus. When OE is HIGH,  $D_0-D_7$  are inputs to the registers configuring D as an input bus.

#### **Features**


- 3-STATE outputs on the I/O port
- D and Q output sink capability of 64 mA
- Functionally and pin equivalent to the 74LS794

## **Ordering Code:**


Order Number	Package Number	Package Description		
74F794SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide		
74F794PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP) JEDEC MS-001 0 300 Wide		

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

## **Logic Symbol**



## **Connection Diagram**



## Input Loading/Fan-Out


Pin Names	Description	HIGH/LOW			
i iii itailies	Description	(U.L.)	Current		
ŌE	Output Enable Input	1.0/1.0	20 μA/-0.6 mA		
CP	Clock Pulse Inputs	1.0/1.0	20 μA/-0.6 mA		
D <sub>0</sub> –D <sub>7</sub>	D Bus Inputs/	3.5/1.083	70 μΑ/–650 μΑ		
	3-STATE Outputs	750/106.6	–15 mA/64 mA		
Q <sub>0</sub> –Q <sub>7</sub>	Q Bus Outputs	750/106.6	–15 mA/64 mA		

## **Truth Table**

Inputs		Outputs			
СР	OE	Q	D		
L or H or ↓	L	$Q_n$	Output, Q		
L or H or ↓	Н	$Q_n$	Input		
1	L	$Q_n$	Output, Q (Note 1)		
1	Н	D	Input		

Note 1: In this case the output of the register is clocked to the inputs and the overall Q output is unchanged at  $\mathsf{Q}_n$ .

# Logic Diagram



### **Absolute Maximum Ratings**(Note 2)

-65°C to + 150°C

Storage Temperature Ambient Temperature under Bias  $-55^{\circ}$  to  $+125^{\circ}C$ Junction Temperature under Bias -55°C to +150°C V<sub>CC</sub> Pin Potential to Ground Pin -0.5V to +7.0V

Input Voltage (Note 3) -0.5V to +7.0VInput Current (Note 3)  $-30\ mA$  to  $+5.0\ mA$ ESD Last Passing Voltage (Min) 4000V

Voltage Applied to Output

In HIGH State (with  $V_{CC} = 0V$ )

–0.5V to  $V_{\mbox{\footnotesize CC}}$ Standard Output 3-STATE Output -0.5V to +5.5V

Current Applied to Output

in LOW State (Max) Twice the Rated I<sub>OL</sub> (mA)

## **Recommended Operating Conditions**

Free Air Ambient Temperature  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ Supply Voltage +4.5V to +5.5V

Note 2: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation

under these conditions is not implied.


Note 3: In this case the output of the register is clocked to the inputs and the overall Q output is unchanged at  ${\rm Q}_{\rm D}$ .

Note 4: Either voltage limit or current limit is sufficient to protect inputs.


## DC Electrical Characteristics over Operating Temperature Range unless otherwise specified

Symbol	Parameter	Min	Тур	Max	Units	v <sub>cc</sub>	Conditions
V <sub>IH</sub>	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
V <sub>IL</sub>	Input LOW Voltage			0.8	V		Recognized as a LOW Signal
V <sub>CD</sub>	Input Clamp			4.0			10 1
	Diode Voltage			-1.2	V	Min	$I_{IN} = -18 \text{ mA}$
V <sub>OH</sub>	Output HIGH	2.4	2.8		V	Min	$I_{OH} = -3 \text{ mA}$
	Voltage	2.0	2.44		V		$I_{OH} = -15 \text{ mA}$
V <sub>OL</sub>	Output LOW		0.45	0.55	V	Min	
	Voltage		0.45	0.55	V	Min	I <sub>OL</sub> = 64 mA
I <sub>IH</sub>	Input HIGH				<u> </u>	<b></b>	V 0.71/
	Current			5.0	μΑ	Max	V <sub>IN</sub> = 2.7V
I <sub>BVI</sub>	Input HIGH Current			= 0			1
	Breakdown Test			7.0	μΑ	Max	$V_{IN} = 7.0V (\overline{OE}, CP)$
I <sub>BVIT</sub>	Input HIGH Current			0.5	4	Max	V <sub>IN</sub> = 5.5V (D <sub>n</sub> )
	Breakdown (I/O)			0.5	mA		
I <sub>CEX</sub>	Output HIGH			50		Mov	
	Leakage Current			50	μΑ	Max	$V_{OUT} = V_{CC}$
V <sub>ID</sub>	Input Leakage	4.75			V	0.0	I <sub>ID</sub> = 1.9 μA
	Test	4.75			V		All Other Pins Grounded
I <sub>OD</sub>	Output Leakage			3.75	μА	0.0	V <sub>IOD</sub> = 150 mV
	Circuit Current			3.73	μΑ		All Other Pins Grounded
I <sub>IL</sub>	Input LOW			-0.6	mA	Max	V <sub>IN</sub> = 0.5V
	Current			-0.6	IIIA		(OE, CP)
I <sub>OS</sub>	Output Short-	-100		-225	mA	Max	V <sub>OUT</sub> = 0V
	Circuit Current	-100					V <sub>OUT</sub> = 0V
I <sub>IH</sub> +	Output Leakage Current			70	μA N	Max	V <sub>OUT</sub> = 2.7V
I <sub>OZH</sub>				70	μА	IVIAX	(Dn)
I <sub>IL</sub> +	Output Leakage			-650	μА	Max	V <sub>OUT</sub> = 0.5V
I <sub>OZL</sub>	Current			-030	μΑ	IVIAX	(Dn)
V <sub>ID</sub>	Input Leakage	4.75			V	0.0	I <sub>ID</sub> = 1.9 μA
	Test	4.73					All Other Pins Grounded
I <sub>OD</sub>	Output Circuit			3.75	μА	0.0	V <sub>IOD</sub> = 150 mV
	Leakage Current						All Other Pins Grounded
I <sub>ZZ</sub>	Bus Drainage Test			100	μΑ	0.0	V <sub>OUT</sub> = 5.25V
I <sub>CCH</sub>	Power Supply Current			65	mA	Max	V <sub>O</sub> = HIGH
I <sub>CCL</sub>	Power Supply Current			80	mA	Max	$V_0 = LOW$
I <sub>CCZ</sub>	Power Supply Current			80	mA	Max	V <sub>O</sub> = HIGH Z

#### **AC Electrical Characteristics** $T_A = +25^{\circ}C$ $T_A = 0^{\circ}C$ to $+70^{\circ}C$ $\textbf{V}_{\textbf{CC}} = +\textbf{5.0V}$ $\textbf{V}_{\textbf{CC}} = + \textbf{5.0V}$ Units Symbol Parameter $C_L = 50 \ pF$ $\boldsymbol{C_L} = 50~pF$ Min Тур Max Max f<sub>MAX</sub> Maximum Clock Frequency 90 90 MHz Propagation Delay 2.5 7.0 2.5 CP to Q<sub>n</sub> 2.5 8.0 2.5 9.0 t<sub>PHL</sub> $t_{PZH}$ Output Enable Time 2.3 2.0 10.0 2.0 10.5 $t_{PZL}$ $t_{\text{PHZ}}$ Output Disable Time 1.0 7.0 1.0 ns 1.0 7.0 1.0 8.0 t<sub>S</sub>(H) Setup Time, HIGH or LOW ns Bus to Clock 4.0 4.0 $t_S(L)$ t<sub>H</sub>(H) Hold Time, HIGH or LOW 1.5 1.5 ns t<sub>H</sub>(L) Bus to Clock 1.5 1.5 t<sub>W</sub>(H Clock Pulse Width 5.8 5.8 ns HIGH or LOW 5.8 5.8



20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide Package Number M20B



Package Number N20A

Fairchild does not assume any responsibility for use of any circuity described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com