

February 1989 Revised August 1999

74F899

9-Bit Latchable Transceiver with Parity Generator/Checker

General Description

The 74F899 is a 9-bit to 9-bit parity transceiver with transparent latches. The device can operate as a feed-through transceiver or it can generate/check parity from the 8-bit data busses in either direction. It has a guaranteed current sinking capability of 24 mA at the A-bus and 64 mA at the

The 74F899 features independent latch enables for the A-to-B direction and the B-to-A direction, a select pin for ODD/EVEN parity, and separate error signal output pins for checking parity.

Features


- Latchable transceiver with output sink of 24 mA at the A-bus and 64 mA at the B-bus
- Option to select generate parity and check or "feed-through" data/parity in directions A-to-B or B-to-A
- Independent latch enables for A-to-B and B-to-A directions
- Select pin for ODD/EVEN parity
- ERRA and ERRB output pins for parity checking
- Ability to simultaneously generate and check parity
- May be used in systems applications in place of the 74F543 and 74F280
- May be used in system applications in place of the 74F657 and 74F373 (no need to change T/R to check parity)


Ordering Code:

| Order Number | Package Number | Package Description |
|--------------|----------------|---------------------------------------------------------------------------|
| 74F899SC | M28B | 28-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide |
| 74F899QC | V28A | 28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square |


Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code

Connection Diagrams





Logic Symbol



Input Loading/Fan-Out

| | | HIGH/LOW | | | |
|--------------------------------|----------------------|-----------|-----------------------------------------|--|--|
| Pin Names | Description | U.L. | Input I _{IH} /I _{IL} | | |
| | | HIGH/LOW | Output I _{OH} /I _{OL} | | |
| A ₀ -A ₇ | Data Inputs/ | 1.0/1.0 | 20 μA/-0.6 mA | | |
| | Data Outputs | 150/40 | −3 mA/24 mA | | |
| B ₀ –B ₇ | Data Inputs/ | 1.0/1.0 | 20 μA/–0.6 mA | | |
| | Data Outputs | 600/106.6 | −12 mA/64 mA | | |
| APAR | A Bus Parity | 1.0/1.0 | 20 μA/-0.6 mA | | |
| | Input/Output | 150/40 | −3 mA/24 mA | | |
| BPAR | B Bus Parity | 1.0/1.0 | 20 μA/–0.6 mA | | |
| | Input/Output | 600/106.6 | -12 mA/64 mA | | |
| ODD/EVEN | Parity Select Input | 1.0/1.0 | 20 μA/-0.6 mA | | |
| GBA, GAB | Output Enable Inputs | 1.0/1.0 | 20 μA/-0.6 mA | | |
| SEL | Mode Select Input | 1.0/1.0 | 20 μA/–0.6 mA | | |
| LEA, LEB | Latch Enable Inputs | 1.0/1.0 | 20 μA/–0.6 mA | | |
| ERRA, ERRB | Error Signal Outputs | 50/33.3 | −1 mA/20 mA | | |

Pin Descriptions

| Pin Names | Description |
|--------------------------------|---------------------------------------------------------------------------------|
| A ₀ -A ₇ | A Bus Data Inputs/Data Outputs |
| B ₀ –B ₇ | B Bus Data Inputs/Data Outputs |
| APAR, BPAR | A and B Bus Parity Inputs |
| ODD/EVEN | ODD/EVEN Parity Select, Active LOW for EVEN Parity |
| GBA, GAB | Output Enables for A or B Bus, Active LOW |
| SEL | Select Pin for Feed-Through or Generate Mode, LOW for Generate Mode |
| LEA, LEB | Latch Enables for A and B Latches, HIGH for Transparent Mode |
| ERRA, ERRB | Error Signals for Checking Generated Parity with Parity In, LOW if Error Occurs |

Functional Description

The 74F899 has three principal modes of operation which are outlined below. These modes apply to both the A-to-B and B-to-A directions

- Bus A (B) communicates to Bus B (A), parity is generated and passed on to the B (A) Bus as BPAR (APAR). If LEB (LEA) is HIGH and the Mode Select (SEL) is LOW, the parity generated from B[0:7] (A[0:7]) can be checked and monitored by ERRB (ERRA).
- Bus A (B) communicates to Bus B (A) in a feed-through mode if SEL is HIGH. Parity is still generated and checked as ERRA and ERRB in the feed-through mode (can be used as an interrupt to signal a data/parity bit error to the CPU).
- Independent Latch Enables (LEA and LEB) allow other permutations of generating/checking (see Function Table).

Function Table

| Inputs | | | Operation | | | | | | |
|--------|-----|-----|-----------|-----|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|--|--|--|
| GAB | GBA | SEL | LEA | LEB | Operation | | | | |
| Н | Н | Х | Χ | Х | Busses A and B are 3-STATE. | | | | |
| Ι | L | L | L | Н | Generates parity from B[0:7] based on O/ \overline{E} (Note 1). Generated parity \to APAR. Generated parity checked against BPAR and output as \overline{ERRB} . | | | | |
| Н | L | L | Н | Н | Generates parity from B[0:7] based on O/\overline{E} . Generated parity \to APAR. Generated parity checked against BPAR and output as \overline{ERRB} . Generated parity also fed back through the A latch for generate/check as \overline{ERRA} . | | | | |
| Ι | L | L | Х | L | Generates parity from B latch data based on O/\overline{E} . Generated parity \to APAR. Generated parity checked against latched BPAR and output as ERRB. | | | | |
| Н | L | Н | Х | Н | BPAR/B[0:7] \rightarrow APAR/A0:7] Feed-through mode. Generated parity checked against BPAR and output as $\overline{\text{ERRB}}$. | | | | |
| Н | L | Н | Н | Н | $BPAR/B[0:7] \to APAR/A[0:7]$ | | | | |
| | | | | | Feed-through mode. Generated parity checked against BPAR and output <u>as ERRB.</u> Generated parity also fed back through the A latch for generate/check as ERRA. | | | | |
| L | Н | L | Н | L | Generates parity for A[0:7] based on O/ \overline{E} . Generated parity \to BPAR. Generated parity checked against APAR and output as \overline{ERRA} . | | | | |
| L | Н | L | Н | Н | Generates parity from A[0:7] based on O/\overline{E} . Generated parity \to BPAR. Generated parity checked against APAR and output as \overline{ERRA} . Generated parity also fed back through the B latch for generate/check as \overline{ERRB} . | | | | |
| L | Н | L | L | Х | Generates parity from A latch data based on O/E. Generated parity → BPAR. Generated parity checked against latched APAR and output as ERRA. | | | | |
| L | Н | Н | Н | L | $APAR/A[0:7] \rightarrow BPAR/B[0:7]$ | | | | |
| | | | | | Feed-through mode. Generated parity checked against APAR and output as ERRA. | | | | |
| L | Н | Н | Н | Н | $APAR/A[0:7] \to BPAR/B[0:7]$ | | | | |
| | | | | | Feed-through mode. Generated parity checked against APAR and output <u>as ERRA</u> . Generated parity also fed back through the B latch for generate/check as ERRB. | | | | |


H = HIGH Voltage Level

Note 1: O/E = ODD/EVEN

L = LOW Voltage Level

X = Immaterial

Functional Block Diagram



Absolute Maximum Ratings(Note 2)

to 1150°C

Storage Temperature -65°C to +150°C

Ambient Temperature under Bias -55°C to +125°C

Junction Temperature under Bias -55°C to +150°C

V_{CC} Pin Potential to Ground Pin
Input Voltage (Note 3)

-35 C to +130 C
-0.5V to +7.0V
-0.5V to +7.0V

Input Current (Note 3) —30 mA to +5.0 mA

Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$)

 $\begin{array}{ll} \text{Standard Output} & -0.5 \text{V to V}_{\text{CC}} \\ \text{3-STATE Output} & -0.5 \text{V to } +5.5 \text{V} \end{array}$

Current Applied to Output

in LOW State (Max) Twice the Rated I_{OL} (mA) ESD Last Passing Voltage (Min) 4000V

Recommended Operating Conditions

Free Air Ambient Temperature $0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C}$ Supply Voltage +4.5V to +5.5V

Note 2: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 3: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

| Symbol | Parameter | | Parameter Min Typ | | Max | Units | v _{cc} | Conditions |
|-------------------|------------------------|-------------------------|-------------------|------|------|-------|-----------------------------------|--------------------------------------------------------------------------|
| V _{IH} | Input HIGH Voltage | | 2.0 | | | V | | Recognized as a |
| | | | | | | | | HIGH Signal |
| V _{IL} | Input LOW Voltage | | | | 0.8 | V | | Recognized as a |
| | | | | | | | | LOW Signal |
| V _{CD} | Input Clamp Diode | Voltage | | | -1.2 | V | Min | I _{IN} = -18 mA |
| V _{OH} | Output HIGH | 10% V _{CC} | 2.5 | | | | | $I_{OH} = -1 \text{ mA}$ |
| | Voltage | 10% V _{CC} | 2.4 | | | | | $I_{OH} = -3 \text{ mA}$ |
| | | 10% V _{CC} | 2.0 | | | V | | $I_{OH} = -15 \text{ mA } (B_n, BPAR)$ |
| | | 5% V _{CC} | 2.7 | | | | | $I_{OH} = -1 \text{ mA}$ |
| | | 5% V _{CC} | 2.7 | | | | | $I_{OH} = -3 \text{ mA}$ |
| V _{OL} | Output LOW | 10% V _{CC} | | | 0.5 | | | I _{OL} = 20 mA |
| | Voltage | | | | | | | (A _n , APAR, ERRA, ERRB) |
| | | 5% V _{CC} | | | 0.55 | V | | I _{OL} = 24 mA |
| | | 00 | | | | | | (A _n , APAR, ERRA, ERRB) |
| | | 10% V _{CC} | | | 0.55 | | | I _{OL} = 64 mA (B _n , BPAR) |
| V _{TH} | Input Threshold Vo | Input Threshold Voltage | | 1.45 | | V | | ±0.1V, Sweep Edge Rate must be > 1V/50 ns |
| V _{OLV} | Negative Ground Bounce | | | | | | | Observed on "quiet" output during |
| OLV | Voltage | | | 1.0 | | V | | simultaneous switching of remaining outputs |
| V _{OLP} | Positive Ground Bo | | 1.0 | | | | Observed on "quiet" output during | |
| OLI | Voltage | | | | | V | | simultaneous switching of remaining outputs |
| I _{IL} | Input Low Current | | | | -0.6 | mA | Max | V _{IN} = 0.5V |
| I _{IH} | Input HIGH | | | | | | | |
| | Current | | | | 5.0 | μΑ | Max | $V_{IN} = 2.7V$ |
| I _{BVI} | Input HIGH Curren | | | | | | V _{IN} = 7.0V | |
| | Breakdown Test | | | | 7.0 | μΑ | Max | (ODD/EVEN, GBA, GAB, SEL, LEA, LEB) |
| I _{BVIT} | Input HIGH Curren | t | | | | | | V _{IN} = 5.5V |
| 5111 | Breakdown (I/O) | | | | 0.5 | mA | Max | (A _n , B _n , A _{PAR} , B _{PAR}) |
| I _{CEX} | Output HIGH | | | | | | | |
| OLA | Leakage Current | | | | 50 | μΑ | Max | $V_{OUT} = V_{CC}$ |
| V _{ID} | Input Leakage | | | | | | | I _{ID} = 1.9 μA |
| | Test | | 4.75 | | | V | 0.0 | All Other Pins Grounded |
| I _{OD} | Output Leakage | | | | | | | V _{IOD} = 150 mV |
| | Circuit Current | | | | 3.75 | μΑ | 0.0 | All Other Pins Grounded |
| I _{IL} | Input Low Current | | | | -0.6 | mA | Max | V _{IN} = 0.5V |
| I _{IH+} | Output Leakage Current | | | | | | V _{I/O} = 2.7V | |
| I _{OZH} | Current | | | | 70 | μΑ | Max | (A _n , B _n , APAR, BPAR) |

DC Electrical Characteristics (Continued)


| Symbol | Parameter | Min | Тур | Max | Units | v _{cc} | Conditions |
|------------------|------------------------------|------|-----|------|-------|-----------------|------------------------------------------------|
| I _{IL+} | Output Leakage | | | -650 | μА | Max | V _{I/O} = 0.5V |
| I _{OZL} | Current | | | -030 | μΑ | IVIAX | (A _n , B _n , APAR, BPAR) |
| Ios | Output Short-Circuit Current | -60 | | -150 | | Max | V _{OUT} = 0V |
| | | | | | mA | | (A _n , APAR, ERRA, ERRB) |
| | | -100 | | -225 | | Max | V _{OUT} = 0V (B _n , BPAR) |
| I _{ZZ} | Bus Drainage Test | | | 500 | μА | 0.0V | V _{OUT} = 5.25V |
| I _{CCH} | Power Supply Current | | 132 | 155 | mA | Max | V _O = HIGH |
| I _{CCL} | Power Supply Current | | 178 | 210 | mA | Max | V _O = LOW, GAB = LOW, |
| | | | | | | | GBA = HIGH, V _{IL} = LOW |
| I _{CCZ} | Power Supply Current | | 160 | 190 | mA | Max | V _O = HIGH Z |


AC Electrical Characteristics

| | | | T _A = +25°C | ; | T _A = 0°C | to +70°C | Units | Figure Number |
|--------------------|------------------------------------------------|-----|-------------------------|------|----------------------|----------|-------|-------------------------|
| Cumbal | Parameter. | | V _{CC} = +5.0\ | / | V _{CC} = | +5.0V | | |
| Symbol | Parameter | | C _L = 50 pF | : | C _L = | 50 pF | | |
| | | Min | Тур | Max | Min | Max | | |
| t _{PLH} | Propagation Delay | 4.0 | 7.5 | 13.0 | 4.0 | 14.0 | ns | Figure 1 |
| t _{PHL} | A _n , APAR to B _n , BPAR | 4.0 | 8.5 | 13.0 | 4.0 | 14.0 | 115 | Figure 1 |
| t _{PLH} | Propagation Delay | 7.5 | 12.0 | 17.0 | 7.5 | 18.0 | ns | Figure 2 |
| t _{PHL} | A_n , B_n to BPAR, APAR | 7.5 | 12.5 | 17.0 | 7.5 | 18.0 | 115 | 1 igule 2 |
| t _{PLH} | Propagation Delay | 7.5 | 12.0 | 17.0 | 7.5 | 18.0 | ns | Figure 2 |
| t _{PHL} | A _n , B _n to ERRA, ERRB | 7.5 | 12.5 | 17.0 | 7.5 | 18.0 | ns | Figure 3 |
| t _{PLH} | Propagation Delay | 4.5 | 7.5 | 11.0 | 4.5 | 12.0 | | Fi |
| t _{PHL} | ODD/EVEN to ERRA, ERRB | 4.5 | 8.0 | 11.0 | 4.5 | 12.0 | ns | Figure 4 |
| t _{PLH} | Propagation Delay | 4.5 | 7.5 | 11.5 | 4.5 | 12.5 | | Figure 5 |
| t _{PHL} | ODD/EVEN to APAR, BPAR | 4.5 | 8.5 | 11.5 | 4.5 | 12.5 | ns | |
| t _{PLH} | Propagation Delay | 5.5 | 9.0 | 13.0 | 5.5 | 14.0 | | F: 0 |
| t _{PHL} | APAR, BPAR to ERRA, ERRB | 5.5 | 9.5 | 13.0 | 5.5 | 14.0 | ns | Figure 6 |
| t _{PLH} | LEA/LEB to | 9.5 | 13.0 | 17.5 | 7.5 | 18.0 | | |
| t _{PHL} | ERRA /ERRB | 9.7 | | 17.5 | 7.5 | 18.0 | ns | Figure 7 |
| t _{PLH} | Propagation Delay | 3.0 | 6.0 | 10.0 | 3.0 | 11.0 | | Figure 10 |
| t _{PHL} | SEL to APAR, BPAR | 3.0 | 7.0 | 10.0 | 3.0 | 11.0 | ns | |
| t _{PLH} | Propagation Delay | 3.5 | 7.0 | 10.0 | 3.5 | 11.0 | | Fi |
| t _{PHL} | LEB to A _n , APAR | 3.5 | 8.0 | 10.0 | 3.5 | 11.0 | ns | Figure 11 |
| t _{PLH} | Propagation Delay | 3.5 | 6.5 | 10.0 | 3.5 | 11.0 | | Figure 11 |
| t _{PHL} | LEA to B _n , BPAR | 3.5 | 7.5 | 10.0 | 3.5 | 11.0 | ns | Figure 11 |
| t _{PZH} | Output Enable Time | 1.0 | 4.5 | 10.0 | 1.0 | 11.0 | | |
| t _{PZL} | GBA or GAB to A _n , | 1.0 | 6.5 | 10.0 | 1.0 | 11.0 | ns | Figure 8, Figure 9 |
| | APAR or B _n , BPAR | | | | | | | 1 iguio 5 |
| t _{PHZ} | Output Disable Time | 1.0 | 4.0 | 7.0 | 1.0 | 8.0 | | |
| t _{PLZ} | GBA or GAB to An, | 1.0 | 4.0 | 7.0 | 1.0 | 8.0 | ns | Figure 8, Figure 9 |
| | APAR or B _n , BPAR | | | | | | | |
| t _S (H) | Setup Time, HIGH or LOW | 5.0 | 1.6 | | 5.0 | | | Figure 12, Figure 13 |
| t _S (L) | A _n , B _n to LEA, LEB | 5.0 | 1.8 | | 5.0 | | ns | |
| t _H (H) | Hold Time, HIGH or LOW | 0 | -1.7 | | 0 | | ns | Figure 12, |
| t _H (L) | A _n , B _n to LEA, LEB | 0 | -1.5 | | 0 | | 110 | Figure 13 |
| t _W | Pulse Width for LEA, LEB | 6.0 | 2.0 | | 6.0 | | ns | Figure 14 |


5























Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square Package Number V28A

Fairchild does not assume any responsibility for use of any circuity described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com