FAIRCHILD

SEMICONDUCTOR

October 1989 Revised August 1999

74FR16541 16-Bit Buffer/Line Driver with 3-STATE Outputs

74FR16541 16-Bit Buffer/Line Driver with 3-STATE Outputs

General Description

The 74FR16541 contains sixteen non-inverting buffers with 3-STATE outputs designed to be employed as a memory and address driver, clock driver, or bus-oriented transmitter/receiver. The device is byte controlled. Each byte has separate 3-STATE control inputs which can be shorted together for full 16-bit operation.

Features


- Non-inverting buffers
- 3-STATE outputs drive bus lines
- Output sink capability of 64 mA, source capability of 15 mA
- Separate 3-STATE control pins for each byte
- Guaranteed multiple output switching, 250 pF delays and pin-to-pin skew
- 16-bit version of the 74F541, 74F244 or 74FR244

Ordering Code:

74FR16541QC V44A 44-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.650 Square 74FR16541SSC MS48A 48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300 Wide	Order Number	Package Number	Package Description
74FR16541SSC MS48A 48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300 Wide	74FR16541QC	V44A	44-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.650 Square
······································	74FR16541SSC	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagrams



© 1999 Fairchild Semiconductor Corporation DS010616

Pin Descriptions

74FR16541


Pin Names	Description
OEn	Output Enable Inputs
I ₀ —I ₁₅	Inputs
O ₀ –O ₁₅	3-STATE Outputs

Truth Table

Inputs						Outputs		
Byte1	Byte1 [0:7] Byte2 [8:15]		1 ₀ –1 ₇	I ₈ -I ₁₅	0 ₀ –0 ₇	0 ₈ -0 ₁₅		
OE ₁	$\overline{\text{OE}}_2$	\overline{OE}_3	\overline{OE}_4					
L	L	L	L	Н	Н	Н	н	
н	Х	L	L	Х	L	Z	L	
х	н	L	L	Х	н	Z	н	
L	L	н	Х	L	Х	L	Z	
L	L	х	н	н	Х	н	Z	
н	н	н	н	Х	Х	Z	Z	
L	L	L	L	L	L	L	L	

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial Z = High Impedance





Absolute Maximum Ratings(Note 1)

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +150°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	–0.5V to $V_{\mbox{\scriptsize CC}}$
3-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	Twice the Rated I_{OL} (mA)
ESD Last Passing Voltage (Min)	4000V

Recommended Operating Conditions

Free Air Ambient Temperature Supply Voltage

 $0^{\circ}C$ to $+70^{\circ}C$ +4.5V to +5.5V 74FR16541

-0.5V to V_{CC} Note 1: Absolute maximum ratings are values beyond which the device -0.5V to +5.5V may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Parameter	Min	Тур	Max	Units	v _{cc}	Conditions
V _{IH}	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
V _{IL}	Input LOW Voltage			0.8	V		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage			-1.2	V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH	2.4			V	Min	$I_{OH} = -3 \text{ mA}$
	Voltage	2.0			v	IVIIII	$I_{OH} = -15 \text{ mA}$
V _{OL}	Output LOW Voltage			0.55	V	Min	I _{OL} = 64 mA
IIH	Input HIGH Current			5.0	μΑ	Max	V _{IN} = 2.7V
I _{BVI}	Input HIGH Current			7.0	A	Mau	V _{IN} = 7.0V
	Breakdown Test			7.0	μA	Max	(OE _n)
IIL	Input LOW Current			-120	μΑ	Max	V _{IN} = 0.5V
l _{OS}	Output Short-Circuit	-100		-225	mA	Max	V _{OUT} = 0V
	Current	-100		-225	IIIA	IVIAX	VOUT - UV
I _{OZH}	Output Leakage Current		0	20	μΑ	Max	$V_{OUT} = 2.7V$
I _{OZL}	Output Leakage Current		0	-20	μΑ	Max	$V_{OUT} = 0.5V$
I _{CEX}	Output HIGH Leakage Current			50	μΑ	Max	$V_{OUT} = V_{CC}$
V _{ID}	Input Leakage Test	4.75			V	0.0	I _{ID} = 1.9 μA
							All Other Pins Grounded
I _{OD}	Output Circuit Leakage Current			3.75	μΑ	0.0	V _{IOD} = 150 mV
							All Other Pins Grounded
I _{ZZ}	Bus Drainage Test			100	μA	0.0	V _{OUT} = 5.25V
I _{ССН}	Power Supply Current		35	50	mA	Max	V _O = HIGH
I _{CCL}	Power Supply Current		92	110	mA	Max	$V_0 = LOW$
I _{CCZ}	Power Supply Current		36	50	mA	Max	V _O = HIGH Z
C _{IN}	Input Capacitance		8		pF	5.0	

~	
4	
S	
ອ	
2	
ш	
4	
r	

AC Electrical Characteristics

Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$				$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$	
		Min	Тур	Max	Min	Max	
t _{PLH}	Propagation Delay	1.5	2.8	4.3	1.5	4.3	ns
t _{PHL}	I _n to O _n	1.5	2.4	4.3	1.5	4.3	115
t _{PZH}	Output Enable Time	3.6	5.8	11.6	3.6	11.6	
t _{PZL}		3.6	6.6	11.6	3.6	11.6	ns
t _{PHZ}	Output Disable Time	1.8	4.0	6.6	1.8	6.6	
t _{PLZ}		1.8	4.1	6.6	1.8	6.6	ns

Extended AC Characteristics

	Parameter		C to +70°C = +5.0V	$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 250 \text{ pF}$		Units
Symbol			= 50 pF ts Switching			
			ote 4)	(Note 5)		
		Min	Max	Min	Max	
t _{PLH}	Propagation Delay	1.5	5.7	3.0	9.0	
t _{PHL}	A _n to B _n or B _n to A _n	1.5	5.7	3.0	9.0	ns
t _{PZH}	Output Enable Time	3.6	12.5			ns
t _{PZL}		3.6	12.5			115
t _{PHZ}	Output Disable Time	1.8	6.6			ns
t _{PLZ}		1.8	6.6			115
t _{osHL}	Pin-to-Pin Skew		1.5			ns
(Note 3)	for HL Transitions		1.5			115
t _{osLH}	Pin-to-Pin Skew		1.3			ns
(Note 3)	for LH Transitions		1.5			115
t _{ost}	Pin-to-Pin Skew	2.0			ns	
(Note 3)	for HL/LH Transitions		2.0			

Note 3: Skew is defined as the absolute value of the difference between the actual propagation delays for any two outputs of the same device. The specification applies to any outputs switching HIGH-to-LOW, (t_{osHL}), LOW-to-HIGH, (t_{osLH}), or HIGH-to-LOW and/or LOW-to-HIGH, (t_{ost}). Specifications guaranteed with all outputs switching in phase.

Note 4: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase, i.e., all LOW-to-HIGH, HIGH-to-LOW, 3-STATE-to-HIGH, etc.

Note 5: These specifications guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.

