January 1991 Revised August 1999

74FR2240 Octal Buffer/Line Drive

with 25 Ω Series Resistors in the Outputs

Ordering Code: Order Number Package Number Package Description 74FR2240SC M20B 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide 74FR2240PC N20A 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code. Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram

FAIRCHILD

74FR2240

SEMICONDUCTOR


General Description

shoot general purpose bus driver.

Octal Buffer/Line Driver

The 74FR2240 is an inverting octal buffer and line driver

designed to drive capacitive inputs of MOS memory devices, address and clock lines or act as a low under-



Pin Descriptions

Features

address registers

external resistors

Outputs sink 12 mA and source 15 mA

Pin Names	s Description			
$\overline{OE}_1, \overline{OE}_2$	Output Enable Input (Active-LOW)			
I ₀ —I ₇	Inputs			
$\overline{O}_0 - \overline{O}_7$	Outputs			

■ 3-STATE outputs drive bus lines or buffer memory

 \blacksquare 25 $\!\Omega$ series resistors in outputs eliminate the need for

Designed to drive the capacitive inputs of MOS devices

Truth Tables

Inputs		Outputs
OE ₁	I _n	(Pins 12, 14, 16, 18)
L	L	Н
L	н	L
Н	х	Z
Inp	outs	Outputs
Inp OE ₂	uts I _n	Outputs (Pins 3, 5, 7, 9)
		•
OE ₂		(Pins 3, 5, 7, 9)

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial Z = High Impedance

© 1999 Fairchild Semiconductor Corporation DS010904

Absolute Maximum Ratings(Note 1)

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	$-55^{\circ}C$ to $+125^{\circ}C$
Junction Temperature under Bias	-55°C to +150°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	–0.5V to V _{CC}
3-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	Twice the Rated I _{OL} (mA)
ESD Last Passing Voltage (Min)	4000V

Recommended Operating Conditions

Free Air Ambient Temperature Supply Voltage 0°C to +70°C +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Parameter	Min	Тур	Max	Units	v _{cc}	Conditions
VIH	Input HIGH Voltage	2.0			V		Recognized HIGH Signal
VIL	Input LOW Voltage			0.8	V		Recognized LOW Signal
V _{CD}	Input Clamp Diode Voltage			-1.2	V	Min	I _{IN} = -18 mA
V _{он}	Output HIGH Voltage	2.4			V	Min	I _{OH} = -3 mA
		2.0			V	Min	I _{OH} = -15 mA
/ _{OL}	Output LOW Voltage			0.5	V	Min	I _{OL} = 1 mA
				0.75	V	Min	I _{OL} = 12 mA
н	Input HIGH Current			5	μΑ	Max	$V_{IN} = 2.7V$
I _{BVI}	Input HIGH Current					A	V Z OV
	Breakdown Test			7	μA	Max	V _{IN} = 7.0V
IL	Input LOW Current			-150	μΑ	Max	$V_{IN} = 0.5V$
V _{ID}	Input Leakage Test	4.75			V	0.0	$I_{ID} = 1.9 \ \mu A$
							All Other Pins Grounded
OD	Output Circuit Leakage Current			3.75	μΑ	0.0	$V_{IOD} = 150 \text{ mV}$
							All Other Pins Grounded
OZH	Output Leakage Current			20	μΑ	Max	$V_{OUT} = 2.7V$
OZL	Output Leakage Current			-20	μΑ	Max	$V_{OUT} = 0.5V$
os	Output Short-Circuit Current	-100		-225	mA	Max	$V_{OUT} = 0.0V$
CEX	Output HIGH Leakage Current			50	μΑ	Max	$V_{OUT} = V_{CC}$
ZZ	Bus Drainage Test			100	μΑ	0.0	V _{OUT} = 5.25V
ССН	Power Supply Current		9	13	mA	Max	All Outputs HIGH
CCL	Power Supply Current		37	45	mA	Max	All Outputs LOW
ccz	Power Supply Current		30	38	mA	Max	Outputs 3-STATE

AC Electrical Characteristics

Symbol P	Parameter		T _A = +25°C V _{CC} = +5.0V C _L = 50 pF			$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$	
		Min	Тур	Max	Min	Max	
t _{PLH}	Propagation Delay	1.7	3.3	4.7	1.7	4.7	ns
t _{PHL}	A _n to B _n or B _n to A _n	1.7	2.9	4.7	1.7	4.7	
t _{PZH}	Output Enable Time	2.6	4.0	8.5	2.6	8.5	20
t _{PZL}		2.6	6.3	8.5	2.6	8.5	ns
t _{PHZ}	Output Disable Time	2.1	3.9	6.6	2.1	6.6	20
t _{PLZ}		2.1	3.4	6.6	2.1	6.6	ns

Extended AC Electrical Characteristics

Symbol	Parameter	V _{CC} = C _L = Eight Outpu	: to +70°C : +5.0V 50 pF its Switching te 3)	$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 250 \text{ pF}$ (Note 4)		Units
		Min	Max	Min	Max	1
t _{PLH}	Propagation Delay	1.7	6.4	4.2	8.6	ns
t _{PHL}	A _n to B _n or B _n to A _n	1.7	6.4	4.2	8.6	
t _{PZH}	Output Enable Time	2.6	8.9			
t _{PZL}		2.6	8.9			ns
t _{PHZ}	Output Disable Time	2.1	6.8			20
t _{PLZ}		2.1	6.8			ns
t _{OSHL} (Note 5)	Pin-to-Pin Skew for HL Transitions		1.0			ns
t _{OSLH} (Note 5)	Pin-to-Pin Skew for LH Transitions		1.1			ns
t _{OST} (Note 5)	Pin-to-Pin Skew for HL/LH Transitions		3.0			ns

Note 3: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase, i.e., all LOW-to-HIGH, HIGH-to-LOW, 3-STATE-to-HIGH, etc.

Note 4: These specifications guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.

Note 5: Skew is defined as the absolute value of the difference between the actual propagation delays for any two outputs of the same device. The specification applies to any outputs switching HIGH-to-LOW, (t_{OSHL}), LOW-to-HIGH, (t_{OSLH}), or HIGH-to-LOW and/or LOW-to-HIGH, (t_{OST}). Specifications guaranteed with all outputs switching in phase.

74FR2240

