# FAIRCHILD

SEMICONDUCTOR

# 74FR74 • 74FR1074 Dual D-Type Flip-Flop

# **General Description**

The 74FR74 and 74FR1074 are dual D-type flip-flops with true and complement (Q/Q) outputs. On the 74FR74, data at the D inputs is transferred to the outputs on the rising edge of the clock input (CP<sub>n</sub>). The 74FR1074 is the negative edge triggered version of this device. Both parts feature asynchronous clear (C<sub>Dn</sub>) and set (S<sub>Dn</sub>) inputs which are low level enabled.

#### March 1992 Revised August 1999

# 74FR74 • 74FR1074 Dual D-Type Flip-Flop

# Ordering Code:

Order Number	Package Number	Package Description
74FR74SC	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
74FR74PC	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
74FR1074SC	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
74FR1074PC	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

**Features** 

■ 74FR74 is pin-for-pin compatible with the 74F74


True 150 MHz f<sub>MAX</sub> capability on 74FR74


Guaranteed pin-to-pin skew specifications

Outputs sink 24 mA and source 24 mA


Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

# **Connection Diagrams**





© 1999 Fairchild Semiconductor Corporation DS010977



# **Pin Descriptions**

Pin Names	Description
D <sub>n</sub>	Data Inputs
CPn	Clock Inputs
S <sub>Dn</sub>	Asynchronous Set Inputs
C <sub>Dn</sub>	Asynchronous Clear Inputs
Q <sub>n</sub>	True Output
$\overline{Q}_n$	Complementary Output

# **Truth Tables**


#### 74FR74

	Inp	Outputs			
SD	CD	СР	D	Q	Ø
L	Н	Х	Х	Н	L
Н	L	Х	Х	L	н
L	L	Х	Х	н	н
н	н	~	н	н	L
н	н	~	L	L	н
н	Н	L	Х	Q <sub>0</sub>	$\overline{Q}_0$

 $\label{eq:linear} \begin{array}{l} H = HIGH \mbox{ Voltage Level} \\ L = LOW \mbox{ Voltage Level} \\ Z = High \mbox{ Impedance} \\ X = Immaterial \\ $\int^{-}_{-} \mbox{ Rising Edge} \\ Q_0 = \mbox{ Previous } Q(\overline{Q}) \mbox{ before LOW-to-HIGH Clock Transition} \end{array}$ 

#### 74FR1074

	Inp	Outputs			
SD	CD	СР	D	Q	Q
L	Н	Х	Х	Н	L
н	L	Х	Х	L	н
L	L	Х	Х	н	н
н	н	~	н	н	L
н	н	~	L	L	н
н	н	L	Х	Q <sub>0</sub>	$\overline{\mathbf{Q}}_{0}$



# Absolute Maximum Ratings(Note 1)

Storage Temperature	$-65^{\circ}C$ to $+150^{\circ}C$
Ambient Temperature under Bias	$-55^{\circ}C$ to $+125^{\circ}C$
Junction Temperature under Bias	$-55^{\circ}C$ to $+150^{\circ}C$
V <sub>CC</sub> Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$ )	
Standard Output	–0.5V to V <sub>CC</sub>
Current Applied to Output	
in LOW State (Max)	twice the rated I <sub>OL</sub> (mA)
ESD Last Passing Voltage (Min)	2000V

# Recommended Operating Conditions

Free Air Ambient Temperature Supply Voltage 0°C to +70°C +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

# **DC Electrical Characteristics**

Symbol	Parameter	Min	Тур	Max	Units	v <sub>cc</sub>	Conditions
V <sub>IH</sub>	Input HIGH Voltage	2.0			V		Recognized HIGH Signal
VIL	Input LOW Voltage			0.8	V		Recognized LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage			-1.2	V	Min	I <sub>IN</sub> = -18 mA
V <sub>OH</sub>	Output HIGH	2.5			V	Min	I <sub>OH</sub> = -1 mA
	Voltage	2.4			V	Min	I <sub>OH</sub> = -3 mA
		2.0			V	Min	I <sub>OH</sub> = -24 mA
V <sub>OL</sub>	Output LOW Voltage			0.5	V	Min	I <sub>OL</sub> = 24 mA
I <sub>IH</sub>	Input HIGH Current			5	μΑ	Max	V <sub>IN</sub> = 2.7V
I <sub>BVI</sub>	Input HIGH Current Breakdown Test			7	μΑ	Max	V <sub>IN</sub> = 7.0V
IIL	Input LOW Current			-150	μA	Max	V <sub>IN</sub> = 0.5V (D <sub>n</sub> , CP <sub>n</sub> )
				-1.8	mA	Max	V <sub>IN</sub> = 0.5V (C <sub>Dn</sub> , S <sub>Dn</sub> )
V <sub>ID</sub>	Input Leakage Test	4.75			V	0.0	I <sub>ID</sub> = 1.9 μA, All Other Pins Grounded
I <sub>OD</sub>	Output Circuit Leakage Test			3.75	V	0.0	V <sub>IOD</sub> = 150 mV, All Other Pins Grounded
los	Output Short-Circuit Current	-100		-275	mA	Max	$V_{OUT} = 0.0V$
ICEX	Output HIGH			50	μA	Max	V <sub>OUT</sub> = V <sub>CC</sub>
	Leakage Current						
I <sub>CC</sub>	Power Supply Current			24	mA	Max	

Symbol	Parameter		T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0V C <sub>L</sub> = 50 pF			$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$	
		Min	Тур	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency	150	190		150		MHz
t <sub>PLH</sub>	Propagation Delay	2.5	3.5	5.0	2.5	5.0	
t <sub>PHL</sub>	$CP_n$ to $Q_n$ or $\overline{Q}_n$	2.5	4.5	6.0	2.5	6.0	ns
t <sub>PLH</sub>	Propagation Delay	1.5	3.5	5.5	1.5	5.5	ns
t <sub>PHL</sub>	$\overline{C}_{Dn}$ or $\overline{S}_{Dn}$ to $Q_n$ or $\overline{Q}_n$	2.0	5.5	7.0	2.0	7.0	
t <sub>OSHL</sub>	Pin to Pin Skew					1.0	ns
(Note 3)	for HL Transitions					1.0	115
t <sub>OSLH</sub>	Pin to Pin Skew					1.0	ns
(Note 3)	for LH Transitions					1.0	113
t <sub>OST</sub>	Pin to Pin Skew					3.0	ns
(Note 3)	for HL/LH Transitions					0.0	113
t <sub>Q/Q</sub>	True/Complement					1.8	ns
(Note 3)	Output Skew					1.8	ns
t <sub>PS</sub>	Pin (Signal)					1.8	ns
(Note 3)	Transition Variation					1.0	ns

Note 3: Pin-to-Pin Skew is defined as the absolute value of the difference between the actual propagation delay for any outputs within the same packaged device. The specifications apply to any outputs switching in the same direction either HIGH-to-LOW ( $t_{OSHL}$ ) or LOW-to-HIGH ( $t_{OSLH}$ ) or in opposite directions both HL and LH ( $t_{OST}$ ).  $t_{OST}$  is guaranteed by design.

# AC Operating Requirements 74FR74

Symbol	Parameter		$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$		$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$	
		Min	Max	Min	Max	
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	2.5		2.5		ns
t <sub>S</sub> (L)	D <sub>n</sub> to CP <sub>n</sub>	2.5		2.5		115
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	0		0		ns
t <sub>H</sub> (L)	D <sub>n</sub> to CP <sub>n</sub>	0		0		115
t <sub>W</sub> (H)	CP <sub>n</sub> Pulse Width	3.3		3.3		ns
t <sub>W</sub> (L)	HIGH or LOW	3.3		3.3		115
(Note 4)						
t <sub>W</sub> (L)	$\overline{S}_{Dn}$ or $\overline{C}_{Dn}$ Pulse Width	4.0		4.0		ns
t <sub>REC</sub>	Recovery Time	2.0		2.0		ns
	$\overline{S}_{Dn}$ or $\overline{C}_{Dn}$ to $CP_n$					

Note 4: This specification is guaranteed by design.

$\mathbf{A}$
~
0
2
ш
4
N
٠
4
2
24
5
<b>-R7</b>
FR7

### AC Electrical Characteristics 74FR1074

 $T_A = 0^\circ C$  to  $+70^\circ C$  $T_A = +25^{\circ}C$  $V_{CC} = +5.0V$  $V_{CC} = +5.0V$ Symbol Parameter Units  $C_L = 50 \text{ pF}$  $C_L = 50 \text{ pF}$ Min Тур Max Min Max Maximum Clock Frequency 120 160 120 MHz  $\mathsf{f}_{\mathsf{MAX}}$ Propagation Delay 2.5 4.0 5.5 2.5 5.5 t<sub>PLH</sub> ns  $CP_n$  to  $Q_n$  or  $\overline{Q}_n$ 3.0 5.0 6.5 3.0 6.5 t<sub>PHL</sub> t<sub>PLH</sub> Propagation Delay 1.5 3.5 5.5 1.5 5.5 ns 2.0 5.5 7.0 2.0 7.0  $\overline{C}_{Dn}$  or  $\overline{S}_{Dn}$  to  $Q_n$  or  $\overline{Q}_n$ t<sub>PHL</sub> Pin to Pin Skew t<sub>OSHL</sub> 1.5 ns for HL Transitions (Note 5) Pin to Pin Skew toslh 1.5 ns for LH Transitions (Note 5) Pin to Pin Skew tost 3.5 ns (Note 5) for HL/LH Transitions True/Complement  $t_{Q/\overline{Q}}$ 2.0 ns (Note 5) Output Skew Pin (Signal) t<sub>PS</sub> 2.0 ns (Note 5) Transition Variation

Note 5: Pin-to-Pin Skew is defined as the absolute value of the difference between the actual propagation delay for any outputs within the same packaged device. The specifications apply to any outputs switching in the same direction either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>) or in opposite directions both HL and LH (t<sub>OST</sub>). t<sub>OST</sub> is guaranteed by design.

## AC Operating Requirements 74FR1074

Symbol	Parameter		$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$		$T_{A} = 0^{\circ}C = +70^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$	
		Min	Max	Min	Max	
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	2.0		2.0		ns
t <sub>S</sub> (L)	D <sub>n</sub> to CP <sub>n</sub>	2.0		2.0		115
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	0		0		ns
t <sub>H</sub> (L)	D <sub>n</sub> to CP <sub>n</sub>	0		0		115
t <sub>W</sub> (H)	CP <sub>n</sub> Pulse Width	3.3		3.3		
t <sub>W</sub> (L)	HIGH or LOW	3.3		3.3		ns
(Note 6)						
t <sub>W</sub> (L)	$\overline{S}_{Dn}$ or $\overline{C}_{Dn}$ Pulse Width	4.0		4.0		ns
t <sub>REC</sub>	Recovery Time $\overline{S}_{Dn}$ or $\overline{C}_{Dn}$ to $CP_n$	2.0		2.0		ns

Note 6: This specification is guaranteed by design.

