| FAIRCHILD |  |  | April 1991 <br> Revised August 1999 |
| :---: | :---: | :---: | :---: |
| SEMICONDUCTロRTN |  |  |  |
| 74FR9245 |  |  |  |
| 9-Bit Bidirectional Transceiver with 3-STATE Outputs |  |  |  |
| General Description Features |  |  |  |
| The 74FR9245 contains nine non-inverting bidirectional buffers with 3-STATE outputs and is intended for bus-oriented applications. Current sinking capability is 64 mA on both the A and B Ports. The Transmit/Receive ( $T / \bar{R}$ ) input determines the direction of data flow through the bidirectional transceiver. Transmit (active-HIGH) enables data from A Ports to B Ports; Receive (active-LOW) enables data from B Ports to A Ports. The Output Enable input, when HIGH, disables both A and B Ports by placing them in a High Z condition. |  |  | ■ Non-inverting buffers <br> - Bidirectional data path <br> - A and B output sink capability of 64 mA , source capability of 15 mA <br> ■ Guaranteed pin-to-pin skew, multiple output switching and 250 pf delay |
| Ordering Code: |  |  |  |
| Order Number | Package Number |  | Package Description |
| 74FR9245SC | M24B | 24-Lead Small Outline | Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide |
| 74FR9245MSA | MSA24 | 24-Lead Shrink Small | utline Package (SSOP), EIAJ TYPE II, 5.3mm Wide |
| 74FR9245SPC | N24C | 24-Lead Plastic Dual- | Line Package (PDIP), JEDEC MS-100, 0.300 Wide |
| Devices also availab <br> Logic Sy | in Tape and Reel. Specify <br> bol <br> $\begin{array}{lllllll}\mathrm{B}_{0} & \mathrm{~B}_{1} & \mathrm{~B}_{2} & \mathrm{~B}_{3} & \mathrm{~B}_{4} & \mathrm{~B}_{5}\end{array}$ <br>      | by appending the suffix lett | $\mathrm{X}^{\prime \prime}$ to the ordering code. <br> Connection Diagram |



## Absolute Maximum Ratings(Note 1)

Storage Temperature
Ambient Temperature under Bias Junction Temperature under Bias $\mathrm{V}_{\mathrm{CC}}$ Pin Potential to Ground Pin Input Voltage (Note 2)

Input Current (Note 2)
Voltage Applied to Output
in HIGH State (with $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$ )
Standard Output
3-STATE Output
Current Applied to Output
in LOW State (Max)
ESD Last Passing Voltage (Min)
twice the rated $\mathrm{I}_{\mathrm{OL}}(\mathrm{mA})$
DC Electrical Characteristics

## Recommended Operating Conditions

| Free Air Ambient Temperature | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Supply Voltage | +4.5 V to +5.5 V |


| Symbol | Parameter | Min | Typ | Max | Units | $\mathrm{V}_{\mathrm{CC}}$ |
| :--- | :--- | :--- | :---: | :---: | :---: | :--- |

## AC Electrical Characteristics

| Symbol | Parameter | $\begin{aligned} \mathrm{T}_{\mathrm{A}} & =+25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{cc}} & =+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}} & =50 \mathrm{pF} \end{aligned}$ |  |  | $\begin{gathered} \hline \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=+50 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Max |  |
| ${ }_{\text {tpLH }}$ | Propagation Delay | 1.0 | 2.6 | 3.9 | 1.0 | 3.9 | ns |
| $\mathrm{t}_{\text {PHL }}$ | $A_{n}$ to $B_{n}$ or $B_{n}$ to $A_{n}$ | 1.0 | 1.7 | 3.9 | 1.0 | 3.9 |  |
| tpzH | Output Enable Time | 2.7 | 5.0 | 6.5 | 2.7 | 6.5 | ns |
| tpzL |  | 2.7 | 4.3 | 6.5 | 2.7 | 6.5 |  |
| tPHz | Output Disable Time | 1.7 | 3.7 | 6.0 | 1.7 | 6.0 | ns |
| tplz |  | 1.7 | 3.6 | 6.0 | 1.7 | 6.0 |  |

## Extended AC Electrical Characteristics

| Symbol | Parameter | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=+50 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ <br> Eight Outputs Switching (Note 3) |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=+50 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=250 \mathrm{pF} \\ \text { (Note 4) } \end{gathered}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| $\overline{t_{\text {PLH }}}$ $\mathrm{t}_{\mathrm{PHL}}$ | Propagation Delay $A_{n}$ to $B_{n}$ or $B_{n}$ to $A_{n}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & \hline 5.8 \\ & 5.8 \end{aligned}$ | $\begin{aligned} & \hline 2.2 \\ & 2.2 \end{aligned}$ | $\begin{aligned} & 8.1 \\ & 8.1 \end{aligned}$ | ns |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{PZH}} \\ & \mathrm{t}_{\mathrm{PZL}} \end{aligned}$ | Output Enable Time | $\begin{aligned} & 2.7 \\ & 2.7 \end{aligned}$ | $\begin{aligned} & \hline 8.8 \\ & 8.8 \end{aligned}$ |  |  | ns |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{PHZ}} \\ & \mathrm{t}_{\mathrm{PLZ}} \end{aligned}$ | Output Disable Time | $\begin{aligned} & 1.7 \\ & 1.7 \end{aligned}$ | $\begin{aligned} & 7.0 \\ & 7.0 \end{aligned}$ |  |  | ns |
| $\mathrm{t}_{\mathrm{OSHL}}$ (Note 5) | Pin-to-Pin Skew for HL Transitions |  | 2.0 |  |  | ns |
| tosLh <br> (Note 5) | Pin-to-Pin Skew for LH Transitions |  | 1.0 |  |  | ns |
| tost (Note 5) | Pin-to-Pin Skew for HL/LH Transitions |  | 3.0 |  |  | ns |

Note 3: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase,
i.e., all LOW-to-HIGH, HIGH-to-LOW, 3-STATE-to-HIGH, etc.

Note 4: These specifications guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.
Note 5: Skew is defined as the absolute value of the difference between the actual propagation delays for any two outputs of the same device. The specifi cation applies to any outputs switching HIGH-to-LOW ( $\mathrm{t}_{\mathrm{OSHL}}$ ), LOW-to-HIGH ( $\mathrm{t}_{\mathrm{OSLH}}$ ), or HIGH-to-LOW and/or LOW-to-HIGH ( $\mathrm{t}_{\mathrm{OST}}$ ). Specifications guaranteed with all outputs switching in phase
Physical Dimensions inches（millimeters）unless otherwise noted

24－Lead Small Outline Integrated Circuit（SOIC），JEDEC MS－013， 0.300 Wide Package Number M24B



