

October 1995 Revised April 1999

# 74LCX16501

# **18-Bit Universal Bus Transceivers with 5V Tolerant Inputs and Outputs**

# **General Description**

The LCX16501 is an 18-bit universal bus transceiver combining D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in  $\underline{\text{each}}$  direction is controlled by output-enable (OEAB and  $\overline{\text{OEBA}}$ ), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs.

The LCX16501 is designed for low voltage (2.5V or 3.3V)  $V_{CC}$  applications with capability of interfacing to a 5V signal environment

The LCX16501 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power.

### **Features**

- 5V tolerant inputs and outputs
- 2.3V-3.6V V<sub>CC</sub> specifications provided
- 6.0 ns  $t_{PD}$  max ( $V_{CC} = 3.3V$ ), 20  $\mu A I_{CC}$  max
- Power down high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)
- $\pm$ 24 mA Output Drive (V<sub>CC</sub> = 3.0V)
- Implements patented noise/EMI reduction circuitry
- Latch-up performance exceeds 500 mA
- ESD performance:

Human body model > 2000V Machine model < 200V

Note 1: To ensure the high-impedance state during power up or down,  $\overline{\text{OE}}$  should be tied to  $V_{CC}$  and  $\overline{\text{OE}}$  tied to GND through a resistor: the minimum value or the resistor is determined by the current-sourcing capability of the driver

# **Ordering Code:**

	1	
Order Number	Package Number	Package Description
74LCX16501MEA	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74LCX16501MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

# **Connection Diagram**

		$\nabla$		
OEAB -	1	_	56	— GND
LEAB —	2		55	-CLKAE
A <sub>1</sub> —	3		54	— В1
GND —	4		53	— GND
A2 -	5		52	— в <sub>2</sub>
A3 -	6		51	— в <sub>з</sub>
v <sub>cc</sub> —	7		50	−v <sub>cc</sub>
A <sub>4</sub> —	8		49	— В <sub>4</sub>
A <sub>5</sub> —	9		48	— B <sub>5</sub>
A <sub>6</sub> —	10		47	— B <sub>6</sub>
GND —	1.1		46	— GND
A7 -	12		45	,
Α8 -	13		44	— B <sub>B</sub>
A <sub>9</sub> —	14		43	— В <sub>9</sub>
A <sub>10</sub> —	15		42	— B <sub>1 Ф</sub>
A <sub>1.1</sub>	16		4.1	— В <sub>1 1</sub>
A <sub>12</sub> -	17		40	— B <sub>12</sub>
GND —	18		39	— GND
A <sub>13</sub> —	19		38	— B <sub>1 3</sub>
A <sub>1.4</sub> —	20		37	— B <sub>14</sub>
A <sub>15</sub> —	21		36	— B <sub>15</sub>
v <sub>cc</sub> —	22		35	−v <sub>cc</sub>
A <sub>16</sub> —	23		34	— B <sub>16</sub>
A <sub>17</sub> —	24		33	— B <sub>17</sub>
GND —	25		32	— GND
A <sub>18</sub> -	26		31	— B <sub>18</sub>
OEBA —	27		30	— CLKBA
LEBA —	28		29	— GND
				ı

### Truth Table (Note 2)

	Inputs			
OEAB	LEAB	CLKAB	An	B <sub>n</sub>
L	Χ	Х	Х	Z
Н	Н	Х	L	L
Н	Н	Х	Н	Н
Н	L	$\uparrow$	L	L
Н	L	$\uparrow$	Н	Н
Н	L	Н	Х	B <sub>0</sub> (Note 3)
Н	L	L	Χ	B <sub>0</sub> (Note 4)

Note 2: A-to-B data flow is shown: B-to-A flow is similar but uses  $\overline{\text{OEBA}}$ , LEBA, and CLKBA.

Note 3: Output level before the indicated steady-state input conditions were established, provided that CLKAB was HIGH before LEAB went LOW.

Note 4: Output level before the indicated steady-state input conditions were established.


# **Functional Description**

For A-to-B data flow, the LCX16501 operates in the transparent mode when LEAB is HIGH. When LEAB is LOW, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is LOW, the A bus data is stored in the latch/flip-flop on the LOW-to-HIGH transition of CLKAB. When

<code>OEAB</code> is HIGH, the outputs are active. When <code>OEAB</code> is LOW, the outputs are in the high impedance state.

 $\overline{\text{OEBA}}$ , LEBA, and CLKBA. The output enables are complementary (OEAB is active HIGH and  $\overline{\text{OEBA}}$  is active LOW).

# **Logic Diagram**



#### **Absolute Maximum Ratings**(Note 5) Value Units Symbol Parameter Conditions $V_{CC}$ Supply Voltage -0.5 to +7.0 ٧ DC Input Voltage -0.5 to +7.0 ٧ DC Output Voltage Vo -0.5 to +7.0 Output in 3-STATE Output in HIGH or LOW State (Note 6) -0.5 to $V_{CC} + 0.5$ DC Input Diode Current -50 $V_I < GND$ mΑ $I_{\text{IK}}$ DC Output Diode Current -50 V<sub>O</sub> < GND $I_{OK}$ mΑ +50 $V_O > V_{CC}$ DC Output Source/Sink Current +50 mΑ ±100 DC Supply Current per Supply Pin mΑ $I_{CC}$ DC Ground Current per Ground Pin ±100 mΑ $I_{GND}$ Storage Temperature -65 to +150

# **Recommended Operating Conditions** (Note 7)

Symbol	Parameter			Max	Units
V <sub>CC</sub>	Supply Voltage	Operating	2.0	3.6	V
		Data Retention	1.5	3.6	V
VI	Input Voltage		0	5.5	V
V <sub>O</sub>	Output Voltage	HIGH or LOW State	0	V <sub>CC</sub>	V
		3-STATE	0	5.5	V
I <sub>OH</sub> /I <sub>OL</sub>	Output Current	$V_{CC} = 3.0V - 3.6V$		±24	
		$V_{CC} = 3.0V - 3.6V$ $V_{CC} = 2.7V - 3.0V$		±12	mA
		$V_{CC} = 2.3V - 2.7V$		±8	
T <sub>A</sub>	Free-Air Operating Temperature		-40	85	°C
$\Delta t/\Delta V$	Input Edge Rate, V <sub>IN</sub> = 0.8V–2.0V, V <sub>CC</sub> = 3.0V		0	10	ns/V

Note 5: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 6:  $I_O$  Absolute Maximum Rating must be observed.

Note 7: Unused (inputs or I/Os) must be held HIGH or LOW. They may not float.

### **DC Electrical Characteristics**

Symbol	Parameter	Conditions	V <sub>CC</sub>	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units
		Conditions	(V)	Min	Max	Ullits
V <sub>IH</sub>	HIGH Level Input Voltage		2.3 – 2.7	1.7		V
			2.7 – 3.6	2.0		V
V <sub>IL</sub>	LOW Level Input Voltage		2.3 – 2.7		0.7	V
			2.7 – 3.6		8.0	V
V <sub>OH</sub>	HIGH Level Output Voltage	I <sub>OH</sub> = -100 μA	2.3 – 3.6	V <sub>CC</sub> - 0.2		
		I <sub>OH</sub> = -8 mA	2.3	1.8		
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		V
		I <sub>OH</sub> = -18 mA	3.0	2.4		
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		
V <sub>OL</sub>	LOW Level Output Voltage	I <sub>OL</sub> = 100 μA	2.3 – 3.6		0.2	
		I <sub>OL</sub> = 8 mA	2.3		0.6	
		I <sub>OL</sub> = 12 mA	2.7		0.4	V
		I <sub>OL</sub> = 16 mA	3.0		0.4	
		I <sub>OL</sub> = 24 mA	3.0		0.55	
l <sub>l</sub>	Input Leakage Current	$0 \le V_1 \le 5.5V$	2.3 – 3.6		±5.0	μΑ
l <sub>oz</sub>	3-STATE I/O Leakage	$0 \le V_O \le 5.5V$	2.3 – 3.6		±5.0	
		$V_I = V_{IH}$ or $V_{IL}$				μΑ
l <sub>OFF</sub>	Power-Off Leakage Current	V <sub>I</sub> or V <sub>O</sub> = 5.5V	0		10	μΑ

# DC Electrical Characteristics (Continued)

	Symbol	Parameter	Conditions	v <sub>cc</sub>	T <sub>A</sub> = -40°0	C to +85°C	Units
	Oyboi	i didilicici	Conditions	(V)	Min	Max	Omis
Ic	CC	Quiescent Supply Current	$V_I = V_{CC}$ or GND	2.3 – 3.6		20	μА
			$3.6V \le V_I, V_O \le 5.5V \text{ (Note 8)}$	2.3 – 3.6		±20	μιτ
Δ	rlcc	Increase in I <sub>CC</sub> per Input	V <sub>IH</sub> = V <sub>CC</sub> -0.6V	2.3-3.6		500	μΑ

Note 8: Outputs disabled or 3-STATE only.

# **AC Electrical Characteristics**

			$T_A = -40$ °C to $+85$ °C, $R_L = 500\Omega$					
Symbol	Parameter	V <sub>CC</sub> = 3.	3V ± 0.3V	V <sub>CC</sub>	= 2.7V	V <sub>CC</sub> = 2.	5V ± 0.2V	Units
Symbol	Farameter	C <sub>L</sub> =	50 pF	C <sub>L</sub> =	50 pF	C <sub>L</sub> =	30 pF	Ullits
		Min	Max	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency	170						MHz
t <sub>PHL</sub>	Propagation Delay	1.5	6.0	1.5	7.0	1.5	7.2	ns
t <sub>PLH</sub>	Bus to Bus	1.5	6.0	1.5	7.0	1.5	7.2	115
t <sub>PHL</sub>	Propagation Delay	1.5	6.7	1.5	8.0	1.5	8.4	
t <sub>PLH</sub>	Clock to Bus	1.5	6.7	1.5	8.0	1.5	8.4	ns
t <sub>PHL</sub>	Propagation Delay	1.5	7.0	1.5	8.0	1.5	8.4	ns
t <sub>PLH</sub>	LE to Bus	1.5	7.0	1.5	8.0	1.5	8.4	115
t <sub>PZL</sub>	Output Enable Time	1.5	7.2	1.5	8.2	1.5	9.4	ns
t <sub>PZH</sub>		1.5	7.2	1.5	8.2	1.5	9.4	115
t <sub>PLZ</sub>	Output Disable Time	1.5	7.0	1.5	8.0	1.5	8.4	ns
t <sub>PHZ</sub>		1.5	7.0	1.5	8.0	1.5	8.4	115
t <sub>S</sub>	Setup Time	2.5		2.5		3.0		ns
t <sub>H</sub>	Hold Time	1.5		1.5		2.0		ns
t <sub>W</sub>	Pulse Width	3.0		3.0		3.5		ns
t <sub>OSHL</sub>	Output to Output Skew		1.0					ns
t <sub>OSLH</sub>	(Note 9)		1.0					115

Note 9: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>), or LOW-to-HIGH (t<sub>OSLH</sub>).

# **Dynamic Switching Characteristics**

Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	T <sub>A</sub> = 25°C	Units
V <sub>OLP</sub>	Quiet Output Dynamic Peak V <sub>OL</sub>	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	0.8	V
		$C_L = 30 \text{ pF}, V_{IH} = 2.5 \text{V}, V_{IL} = 0 \text{V}$	2.5	0.6	V
V <sub>OLV</sub>	Quiet Output Dynamic Valley V <sub>OL</sub>	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	-0.8	V
		$C_{I} = 30 \text{ pF}, V_{IH} = 2.5 \text{V}, V_{II} = 0 \text{V}$	2.5	-0.6	V

# Capacitance

Symbol	Parameter	Conditions	Typical	Units
C <sub>IN</sub>	Input Capacitance	$V_{CC}$ = Open, $V_I$ = 0V or $V_{CC}$	7	pF
C <sub>I/O</sub>	Input/Output Capacitance	$V_{CC} = 3.3V$ , $V_I = 0V$ or $V_{CC}$	8	pF
C <sub>PD</sub>	Power Dissipation Capacitance	$V_{CC} = 3.3V$ , $V_{I} = 0V$ or $V_{CC}$ , $f = 10$ MHz	20	pF

# AC LOADING and WAVEFORMS Generic for LCX Family






FIGURE 1. AC Test Circuit ( $C_L$  includes probe and jig capacitance)


Test	Switch
t <sub>PLH</sub> , t <sub>PHL</sub>	Open
t <sub>PZL</sub> , t <sub>PLZ</sub>	6V at $V_{CC}$ = 3.3 $\pm$ 0.3V $V_{CC}$ x 2 at $V_{CC}$ = 2.5 $\pm$ 0.2V
$t_{PZH}, t_{PHZ}$	GND




**Waveform for Inverting and Non-Inverting Functions** 




3-STATE Output High Enable and Disable Times for Logic



Propagation Delay. Pulse Width and t<sub>rec</sub> Waveforms



Setup Time, Hold Time and Recovery Time for Logic



3-STATE Output Low Enable and Disable Times for Logic







FIGURE 2. Waveforms (Input Characteristics; f =1MHz,  $t_R = t_F = 3ns$ )

Symbol		V <sub>CC</sub>	
Syllibol	$\textbf{3.3V} \pm \textbf{0.3V}$	2.7V	$\textbf{2.5V} \pm \textbf{0.2V}$
V <sub>mi</sub>	1.5V	1.5V	V <sub>CC</sub> /2
V <sub>mo</sub>	1.5V	1.5V	V <sub>CC</sub> /2
V <sub>x</sub>	V <sub>OL</sub> + 0.3V	V <sub>OL</sub> + 0.3V	V <sub>OL</sub> + 0.15V
V <sub>y</sub>	V <sub>OH</sub> – 0.3V	V <sub>OH</sub> – 0.3V	V <sub>OH</sub> – 0.15V

5







### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com