October 1995 Revised April 1999

FAIRCHILD **BEMICONDUCTOR** IM

74LCX16841 Low Voltage 20-Bit Transparent Latch with 5V Tolerant **Inputs and Outputs**

General Description

The LCX16841 contains twenty non-inverting latches with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. The flip-flops appear transparent to the data when the Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable $\overline{(OE)}$ is LOW. When \overline{OE} is HIGH, the outputs are in a high impedance state.

The LCX16841 is designed for low voltage (2.5V or 3.3V) V_{CC} applications with capability of interfacing to a 5V signal environment.

The LCX16841 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

Features

- 5V tolerant inputs and outputs
- 2.3V-3.6V V_{CC} specifications provided
- 5.5 ns t_{PD} max (V_{CC} = 3.3V), 20 μA I_{CC} max
- Power down high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)
- \blacksquare ±24 mA output drive (V_{CC} = 3.0V)
- Implements patented noise/EMI reduction circuitry
- Latch-up performance exceeds 500 mA
- ESD performance:
- Human body model > 2000V Machine model > 200V


Note 1: To ensure the high-impedance state during power up or down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pull-up resistor: the minimum value or the resistor is determined by the current-sourcing capability of the driver.

74LCX16841 Low Voltage 20-Bit Transparent Latch with 5V Tolerant Inputs and Outputs

Ordering Code:

| _ | | | | | | |
|---|---|----------------|---|--|--|--|
| | Order Number | Package Number | Package Description | | | |
| 7 | 4LCX16841MEA | MS56A | 56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300" Wide | | | |
| 7 | 74LCX16841MTD | MTD56 | 56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide | | | |
| | Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code. | | | | | |

Logic Symbol



Pin Descriptions

| Pin Names | Description |
|---------------------------------|----------------------------------|
| OEn | Output Enable Input (Active LOW) |
| LEn | Latch Enable Input |
| D ₀ -D ₁₉ | Inputs |
| O ₀ -O ₁₉ | Outputs |

© 1999 Fairchild Semiconductor Corporation DS012578.prf

| Connection Diagram | | | | | |
|--|-------|---------------------------|--|--|--|
| OE, - | 1 0 5 | 5 — LE, | | | |
| o ₀ — | 2 5 | 5 — D ₀ | | | |
| o, — | 3 5- | | | | |
| GND — | 4 5 | 5 — GND | | | |
| 0 ₂ — | 5 5 | 2 — D ₂ | | | |
| o3 — | 6 5 | - D ₃ | | | |
| v _{cc} — | 7 5 | | | | |
| 0 ₄ — | 8 4 | | | | |
| o ₅ — | 9 4 | B — D ₅ | | | |
| 0 ₆ — | 10 4 | 7 — D ₆ | | | |
| GND — | 11 4 | 5 — GND | | | |
| o ₇ — | 12 4 | 5 — D ₇ | | | |
| ° ₈ — | 13 4 | ч — D ₈ | | | |
| 0 ₉ — | 14 4 | | | | |
| 0 ₁₀ — | 15 4 | 2 — D ₁₀ | | | |
| o ₁₁ — | 16 4 | 1 — D ₁₁ | | | |
| 0 ₁₂ — | 17 4 | | | | |
| GND — | 18 3 | 9 — GND | | | |
| o ₁₃ — | 19 3 | 13 | | | |
| 0 ₁₄ — | 20 3 | 1.4 | | | |
| 0 ₁₅ — | 21 3 | | | | |
| v _{cc} — | 22 3 | 00 | | | |
| o ₁₆ — | 23 3 | 10 | | | |
| 0 ₁₇ — | 24 3 | | | | |
| GND — | 25 3 | | | | |
| c ₁₈ — | 26 3 | | | | |
| 0 _{1.9} — | 27 3 | 1.0 | | | |
| <u> <u> </u> <u></u></u> | 28 Z | 9 — LE ₂ | | | |
| | | | | | |

Functional Description

The LCX16841 contains twenty D-type latches with 3-STATE standard outputs. The device is byte controlled with each byte functioning identically, but independent of the other. Control pins can be shorted together to obtain full 20-bit operation. The following description applies to each byte. When the Latch Enable (LE_n) input is HIGH, data on the D_n enters the latches. In this condition the latches are transparent, i.e. a latch output will change states each time

Truth Tables

| | Inputs | | Outputs |
|-----------------|-----------------|----------------------------------|----------------------------------|
| LE ₁ | OE ₁ | D ₀ –D ₉ | 0 ₀ –0 ₉ |
| Х | н | х | Z |
| н | L | L | L |
| н | L | н | н |
| L | L | х | O ₀ |
| Inputs | | | Outputs |
| LE ₂ | OE ₂ | D ₁₀ –D ₁₉ | 0 ₁₀ –0 ₁₉ |
| | | | |
| х | Н | Х | Z |
| х н | H L | X L | Z L |
| | | | |


H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

Z = High Impedance

 $O_0 = Previous O_0$ before HIGH-to-LOW transition of Latch Enable

its D input changes. When LE_n is LOW, the latches store information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE_n. The 3-STATE <u>standard</u> outputs <u>are</u> controlled by the Output Enable (\overline{OE}_n) input. When \overline{OE}_n is LOW, the standard outputs are in the 2-state mode. When \overline{OE}_n is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.



Absolute Maximum Ratings(Note 2)

| Symbol | Parameter | Value | Conditions | Units |
|------------------|----------------------------------|-------------------------------|--------------------------------------|-------|
| V _{CC} | Supply Voltage | -0.5 to +7.0 | | V |
| VI | DC Input Voltage | -0.5 to +7.0 | | V |
| Vo | DC Output Voltage | -0.5 to +7.0 | Output in 3-STATE | V |
| | | -0.5 to V _{CC} + 0.5 | Output in HIGH or LOW State (Note 3) | |
| I _{IK} | DC Input Diode Current | -50 | V _I < GND | mA |
| I _{ОК} | DC Output Diode Current | -50 | V _O < GND | mA |
| | | +50 | $V_{O} > V_{CC}$ | |
| I _O | DC Output Source/Sink Current | ±50 | | mA |
| I _{CC} | DC Supply Current per Supply Pin | ±100 | | mA |
| GND | DC Ground Current per Ground Pin | ±100 | | mA |
| T _{STG} | Storage Temperature | -65 to +150 | | °C |

Recommended Operating Conditions (Note 4)

| Symbol | Parameter | Min | Max | Units |
|----------------------------------|--|-----|-----------------|-------|
| V _{CC} | Supply Voltage Operating | 2.0 | 3.6 | V |
| | Data Retention | 1.5 | 3.6 | v |
| VI | Input Voltage | 0 | 5.5 | V |
| Vo | Output Voltage HIGH or LOW State | 0 | V _{CC} | V |
| | 3-STATE | 0 | 5.5 | v |
| I _{OH} /I _{OL} | Output Current $V_{CC} = 3.0V - 3.6V$ $V_{CC} = 2.7V - 3.0V$ | | ±24 | |
| | $V_{CC} = 2.7V - 3.0V$ | | ±12 | mA |
| | $V_{CC} = 2.3V - 2.7V$ | | ±8 | |
| T _A | Free-Air Operating Temperature | -40 | 85 | °C |
| Δt/ΔV | Input Edge Rate, $V_{IN} = 0.8V - 2.0V$, $V_{CC} = 3.0V$ | 0 | 10 | ns/V |

Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recom-mended Operating Conditions" table will define the conditions for actual device operation.

Note 3: I_O Absolute Maximum Rating must be observed.

Note 4: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

| Symbol | Parameter | Conditions | v _{cc} | $T_A = -4$ | 0°C to +85°C | Unit |
|-----------------|---------------------------|-----------------------------------|-----------------|-----------------------|--------------|------|
| | | | (V) | Min | Max | |
| V _{IH} | HIGH Level Input Voltage | | 2.3 – 2.7 | 1.7 | | V |
| | | | 2.7 - 3.6 | 2.0 | | |
| / _{IL} | LOW Level Input Voltage | | 2.3 – 2.7 | | 0.7 | V |
| | | | 2.7 - 3.6 | | 0.8 | |
| / _{ОН} | HIGH Level Output Voltage | I _{OH} = -100 μA | 2.3 - 3.6 | V _{CC} - 0.2 | | \ |
| | | I _{OH} = -8 mA | 2.3 | 1.8 | | |
| | | $I_{OH} = -12 \text{ mA}$ | 2.7 | 2.2 | | |
| | | I _{OH} = -18 mA | 3.0 | 2.4 | | |
| | | I _{OH} = -24 mA | 3.0 | 2.2 | | |
| / _{OL} | LOW Level Output Voltage | I _{OL} = 100 μA | 2.3 - 3.6 | | 0.2 | ١ |
| | | I _{OL} = 8 mA | 2.3 | | 0.6 | |
| | | I _{OL} = 12 mA | 2.7 | | 0.4 | |
| | | I _{OL} = 16 mA | 3.0 | | 0.4 | |
| | | I _{OL} = 24 mA | 3.0 | | 0.55 | |
| | Input Leakage Current | $0 \le V_I \le 5.5V$ | 2.3 - 3.6 | | ±5.0 | μ |
| ΣC | 3-STATE Output Leakage | $0 \le V_O \le 5.5V$ | 2.3 - 3.6 | | ±5.0 | μ |
| | | $V_I = V_{IH} \text{ or } V_{IL}$ | | | | μ |
| OFF | Power-Off Leakage Current | V_1 or $V_0 = 5.5V$ | 0 | | 10 | μ |

74LCX16841

DC Electrical Characteristics (Continued)

| Symbol | Parameter | Conditions | V _{CC} | $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ | | Units |
|-----------------|---------------------------------------|---|-----------------|---|-----|-------|
| | | | (V) | Min | Max | |
| Icc | Quiescent Supply Current | V _I = V _{CC} or GND | 2.3 – 3.6 | | 20 | μΑ |
| | | $3.6V \le V_I, V_O \le 5.5V$ (Note 5) | 2.3 - 3.6 | | ±20 | |
| ΔI_{CC} | Increase in I _{CC} per Input | $V_{IH} = V_{CC} - 0.6V$ | 2.3 - 3.6 | | 500 | μΑ |

Note 5: Outputs disabled or 3-STATE only.

AC Electrical Characteristics

| Symbol | Parameter | | T, | _A = −40°C to + | 85°C, R _L = | 500 Ω | | Units |
|-------------------|----------------------------------|---|-----|--|------------------------|--|-----|-------|
| | | $\label{eq:V_CC} \begin{split} & \textbf{V}_{\text{CC}} = \textbf{3.3V} \pm \textbf{0.3V} \\ & \textbf{C}_{\text{L}} = \textbf{50} \ \textbf{pF} \end{split}$ | | V _{CC} = 2.7V C _L = 50 pF | | $V_{CC} = 2.5V \pm 0.2V$ $C_L = 30 \text{ pF}$ | | |
| | | | | | | | | |
| | | Min | Max | Min | Max | Min | Max | |
| t _{PHL} | Propagation Delay | 1.5 | 5.5 | 1.5 | 6.0 | 1.5 | 6.6 | ns |
| t _{PLH} | D _n to O _n | 1.5 | 5.5 | 1.5 | 6.0 | 1.5 | 6.6 | 115 |
| t _{PHL} | Propagation Delay | 1.5 | 5.5 | 1.5 | 6.5 | 1.5 | 6.6 | ns |
| t _{PLH} | LE to O _n | 1.5 | 5.5 | 1.5 | 6.5 | 1.5 | 6.6 | 115 |
| t _{PZL} | Output Enable Time | 1.5 | 6.5 | 1.5 | 7.0 | 1.5 | 8.5 | ns |
| t _{PZH} | | 1.5 | 6.5 | 1.5 | 7.0 | 1.5 | 8.5 | 115 |
| t _{PLZ} | Output Disable Time | 1.5 | 6.5 | 1.5 | 7.0 | 1.5 | 7.8 | ns |
| t _{PHZ} | | 1.5 | 6.5 | 1.5 | 7.0 | 1.5 | 7.8 | 115 |
| t _{OSHL} | Output to Output Skew (Note 6) | | 1.0 | | | | | ns |
| t _{OSLH} | | | 1.0 | | | | | 115 |
| t _S | Setup Time, D _n to LE | 2.5 | | 2.5 | | 3.0 | | ns |
| t _H | Hold Time, D _n to LE | 1.5 | | 1.5 | | 2.0 | | ns |
| t _W | LE Pulse Width | 3.3 | | 3.3 | | 3.8 | | ns |


Note 6: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate output specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).


Dynamic Switching Characteristics


| Symbol | Parameter | Conditions | V _{CC} | $T_A = 25^{\circ}C$ | Units |
|------------------|---|---|-----------------|---------------------|-------|
| | | | (V) | Typical | |
| V _{OLP} | Quiet Output Dynamic Peak V _{OL} | $C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$ | 3.3 | 0.8 | V |
| | | $C_L = 30 \text{ pF}, V_{IH} = 2.5 \text{V}, V_{IL} = 0 \text{V}$ | 2.5 | 0.6 | |
| VOLV | Quiet Output Dynamic Valley VOL | $C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$ | 3.3 | -0.8 | V |
| | | $C_L = 30 \text{ pF}, V_{IH} = 2.5 \text{V}, V_{IL} = 0 \text{V}$ | 2.5 | -0.6 | |


Capacitance

| Symbol | Parameter | Conditions | | |
|-----------------|-------------------------------|---|----|----|
| CIN | Input Capacitance | $V_{CC} = Open, V_I = 0V \text{ or } V_{CC}$ | 7 | pF |
| CO | Output Capacitance | $V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC} | 8 | pF |
| C _{PD} | Power Dissipation Capacitance | $V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC} , f = 10 MHz | 20 | pF |









Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.