FAIRCHILD

SEMICONDUCTOR™

August 1998
Revised April 1999

74LCX241
Low Voltage Octal Buffer/Line Driver with 5V Tolerant Inputs and Outputs

General Description

The LCX241 is an octal buffer and line driver designed to be employed as a memory address driver, clock driver and bus oriented transmitter or receiver. The device is designed for low voltage (2.5V or 3.3V) V_{CC} applications with capability of interfacing to a 5V signal environment.

The LCX241 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

Features

■ 5V tolerant inputs and outputs
■ 2.3V – 3.6V V_{CC} specifications provided
■ 6.5 ns t_{PD} max (V_{CC} = 3.3V), 10 µA I_{CC} max
■ Power-down high impedance inputs and outputs
■ Supports live insertion/withdrawal (Note 1)
■ Implements patented noise/EMI reduction circuitry
■ Latch-up performance exceeds 500 mA
■ ESD performance:
   Human Body Model > 2000V
    Machine Model > 200V

Note 1: To ensure the high-impedance state during power up or down, $\overline{OE}$ should be tied to V_{CC} and OE should be tied to GND through a resistor: the minimum value or the resistor is determined by the current-sourcing capability of the driver.

Ordering Code:

Order Number	Package Number	Package Description
74LCX241WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74LCX241MSA	M20D	20-Lead Small Outline Package (SOP), EIAJ Type II, 5.3mm Wide
74LCX241SJ	MSA20	20-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm WIde
74LCX241MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram

Pin Descriptions

Pin Names	Description
$\overline{OE}_1$, OE$_2$	3-STATE Output Enable Inputs
I$_0$–I$_7$	Inputs
O$_0$–O$_7$	Outputs

Logic Symbol

Truth Tables

Inputs		Outputs
$\overline{OE_1}$	I_n	(Pins 12, 14, 16, 18)
L	L	L
L	H	H
H	X	Z

Inputs		Outputs
OE_2	I_n	(Pins 3, 5, 7, 9)
H	H	H
H	L	L
L	X	Z

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
Z = High Impedance

Absolute Maximum Ratings(Note 2)

Symbol	Parameter	Value	Conditions	Units
V_{CC}	Supply Voltage	−0.5 to +7.0		V
V_I	DC Input Voltage	−0.5 to +7.0		V
V_O	DC Output Voltage	−0.5 to +7.0	Output in 3-STATE	V
		−0.5 to V_{CC} +0.5	Output in HIGH or LOW State (Note 3)	
I_{IK}	DC Input Diode Current	−50	V_I< GND	mA
I_{OK}	DC Output Diode Current	−50	V_O< GND	mA
		+50	V_O< V_{CC}	
I_O	DC Output Source/Sink Current	±50		mA
I_{CC}	DC Supply Current per Supply Pin	±100		mA
I_{GND}	DC Ground Current per Ground Pin	±100		mA
T_{STG}	Storage Temperature	−65 to +150		°C

Recommended Operating Conditions (Note 4)

Symbol	Parameter		Min	Max	Units
V_{CC}	Supply Voltage	Operating	2.0	3.6	V
		Data Retention	1.5	3.6	
V_I	Input Voltage		0	5.5	V
V_O	Output Voltage	HIGH or LOW State	0	V_{CC}	V
		3-STATE	0	5.5	
I_{OH}/I_{OL}	Output Current	V_{CC} = 3.0V − 3.6V		±24	mA
		V_{CC} = 2.7V − 3.0V		±12	
		V_{CC} = 2.3V − 2.7V		±8	
T_A	Free-Air Operating Temperature		−40	85	°C
$\Delta t/\Delta V$	Input Edge Rate, V_{IN} = 0.8V–2.0V, V_{CC} = 3.0V		0	10	ns/V

Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3: I_O Absolute Maximum Rating must be observed.

Note 4: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	Conditions	V_{CC} (V)	T_A = −40°C to +85°C		Units
				Min	Max	
V_{IH}	HIGH Level Input Voltage		2.3 – 2.7	1.7		V
			2.7 – 3.6	2.0		
V_{IL}	LOW Level Input Voltage		2.3 – 2.7		0.7	V
			2.7 – 3.6		0.8	
V_{OH}	HIGH Level Output Voltage	I_{OH} = −100μA	2.3 – 3.6	V_{CC} - 0.2		V
		I_{OH} = −8 mA	2.3	1.8		
		I_{OH} = −12 mA	2.7	2.2		
		I_{OH} = −18 mA	3.0	2.4		
		I_{OH} = −24 mA	3.0	2.2		
V_{OL}	LOW Level Output Voltage	I_{OL} = 100 μA	2.3 – 3.6		0.2	V
		I_{OL} = 8 mA	2.3		0.6	
		I_{OL} = 12 mA	2.7		0.4	
		I_{OL} 16 mA	3.0		0.4	
		I_{OL} = 24 mA	3.0		0.55	
I_I	Input Leakage Current	$0 \leq V_I \leq 5.5V$	2.3 - 3.6		±5.0	μA
I_{OZ}	3-STATE Output Leakage	$0 \leq V_O \leq 5.5V$ $V_I = V_{IH}$ or V_{IL}	2.3 - 3.6		±5.0	μA
I_{OFF}	Power-Off Leakage Current	V_I or V_O = 5.5V	0		10	μA

DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	V$_{CC}$ (V)	T$_A$ = −40°C to +85°C		Units
				Min	Max	
I$_{CC}$	Quiescent Supply Current	V$_I$ = V$_{CC}$ or GND	2.3 - 3.6		10	μA
		3.6V ≤ V$_I$, V$_O$ ≤ 5.5V (Note 5)	2.3 - 3.6		± 10	
ΔI$_{CC}$	Increase in I$_{CC}$ per Input	V$_{IH}$ = V$_{CC}$ −0.6v	2.3 - 3.6		500	μA

Note 5: Outputs disabled or 3-STATE only.

AC Electrical Characteristics

Symbol	Parameter	T$_A$ = −40°C to +85°C, R$_L$ = 500Ω						Units
		V$_{CC}$ = 3.3V ± 0.3V		V$_{CC}$ = 2.7V		V$_{CC}$ = 2.5V ± 0.2V		
		C$_L$ = 50 pF		C$_L$ = 50 pF		C$_L$ = 30 pF		
		Min	Max	Min	Max	Min	Max	
t$_{PHL}$	Propagation Delay	1.5	6.5	1.5	7.5	1.5	7.8	ns
t$_{PLH}$	Data to Output	1.5	6.5	1.5	7.5	1.5	7.8	
t$_{PZL}$	Output Enable Time	1.5	8.0	1.5	9.0	1.5	10.0	ns
t$_{PZH}$		1.5	8.0	1.5	9.0	1.5	10.0	
t$_{PLZ}$	Output Disable Time	1.5	7.0	1.5	8.0	1.5	8.4	ns
t$_{PHZ}$		1.5	7.0	1.5	8.0	1.5	8.4	
t$_{OSHL}$	Output to Output Skew (Note 6)		1.0					ns
t$_{OSLH}$			1.0					

Note 6: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t$_{OSHL}$) or LOW-to-HIGH (t$_{OSLH}$).

Dynamic Switching Characteristics

Symbol	Parameter	Conditions	V$_{CC}$ (V)	T$_A$ = 25°C Typical	Units
V$_{OLP}$	Quiet Output Dynamic Peak V$_{OL}$	C$_L$ = 50 pF, V$_{IL}$ = 3.3V, V$_{IL}$ = 0V	3.3	0.8	V
		C$_L$ = 30 pF, V$_{IH}$ = 2.5V, V$_{IL}$ = 0V	2.5	0.6	
V$_{OLV}$	Quiet Output Dynamic Valley V$_{OL}$	C$_L$ = 50 pF, V$_{IL}$ = 3.3V, V$_{IL}$ = 0V	3.3	−0.8	V
		C$_L$ = 30 pF, V$_{IH}$ = 2.5V, V$_{IL}$ = 0V	2.5	−0.6	

Capacitance

| Symbol	Parameter	Conditions	Typical	Units
C$_{IN}$	Input Capacitance	V$_{CC}$ = Open, V$_I$ = 0V or V$_{CC}$	7	pF
C$_{OUT}$	Output Capacitance	V$_{CC}$ = 3.3V, V$_I$ = 0V or V$_{CC}$	8	pF
C$_{PD}$	Power Dissipation Capacitance	V$_{CC}$ = 3.3V, V$_I$ = 0V or V$_{CC}$, f = 10 MHz	25	pF

# AC LOADING and WAVEFORMS Generic for LCX Family


FIGURE 1. AC Test Circuit (C_L includes probe and jig capacitance)

| Test	Switch
t_{PLH}, t_{PHL}	Open
t_{PZL}, t_{PLZ}	6V at V_{CC} = 3.3 $\pm$ 0.3V V_{CC} x 2 at V_{CC} = 2.5 $\pm$ 0.2V
t_{PZH}, t_{PHZ}	GND

**Waveform for Inverting and Non-Inverting Functions**

3-STATE Output High Enable and Disable Times for Logic

Propagation Delay. Pulse Width and t_{rec} Waveforms

Setup Time, Hold Time and Recovery Time for Logic


3-STATE Output Low Enable and Disable Times for Logic

t_{rise} and t_{fall}

FIGURE 2. Waveforms
(Input Characteristics; f =1MHz, t_R = t_F = 3ns)

Symbol	V_{CC}		
	3.3V $\pm$ 0.3V	2.7V	2.5V $\pm$ 0.2V
V_{mi}	1.5V	1.5V	V_{CC}/2
V_{mo}	1.5V	1.5V	V_{CC}/2
V_x	V_{OL} + 0.3V	V_{OL} + 0.3V	V_{OL} + 0.15V
V_y	V_{OH} − 0.3V	V_{OH} − 0.3V	V_{OH} − 0.15V

Schematic Diagram Generic for LCX Family

# Physical Dimensions inches (millimeters) unless otherwise noted

0.496 − 0.512
(12.598 − 13.005)

20 19 18 17 16 15 14 13 12 11

0.394 − 0.419
(10.008 − 10.643)

LEAD NO. 1
IDENT

30° TYP

1 2 3 4 5 6 7 8 9 10

0.010 MAX
(0.254)

0.291 − 0.299
(7.391 − 7.595)

0.010 − 0.029
(0.254 − 0.737) × 45°

8° MAX TYP
ALL LEADS

0.009 − 0.013
(0.229 − 0.330)
TYP ALL LEADS

0.004
(0.102)
ALL LEAD TIPS

0.016 − 0.050
(0.406 − 1.270)
TYP ALL LEADS

0.093 − 0.104
(2.362 − 2.642)

0.004 − 0.012
(0.102 − 0.305)

SEATING
PLANE

0.014
(0.356)

0.050
(1.270)
TYP

0.008 TYP
(0.203)

0.014 − 0.020 TYP
(0.356 − 0.508)

M20B (REV F)

20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
Package Number M20B

20   11

0.295−0.319
(7.5−8.1)

0.205−0.213
(5.2−5.4)

1   10

0.492−0.500
(12.5−12.7)

(0.71)
(1.8)

0.067−0.083
(1.7−2.1)

0.006−0.010 TYP
(0.15−0.25)

△ 0.006 (0.15)

SEATING
PLANE

0.050 TYP
(1.27)

0.014−0.020 TYP
(0.35−0.50)

0.000−0.010
(0−0.25)

0°−8° TYP

(0.049 TYP)
(1.25)

0.016−0.031 TYP
(0.4−0.8)

M20D (REV B)

20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
Package Number M20D

# Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

20   11

1.50

Ø1.2

1   10

2.35

7.40 MAX

7.20 ± 0.05

-A-

0.68 ± 0.12

1.80 ± 0.05

0.800 ± 0.025

0.15 +0.05 -0.10 TYP

0.30 ± 0.10 TYP

0.65 TYP

⌂ 0.10

-C-

⊕ 0.12 Ⓜ C A Ⓢ B Ⓢ

7.90 ± 0.20

5.30 ± 0.05

-B-

0.20 ± 0.05
L/F THICKNESS

4° ± 3°
TYP

0.60 ± 0.15
TYP

MSA20 (REV A)

20-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide
Package Number MSA20

# Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

DIMENSIONS ARE IN MILLIMETERS

LAND PATTERN RECOMMENDATION

DETAIL A

NOTES:

A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AC, REF NOTE 6, DATE 7/93.

B. DIMENSIONS ARE IN MILLIMETERS.

C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLDS FLASH, AND TIE BAR EXTRUSIONS.

D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Package Number MTC20

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.