February 1994 Revised April 1999

### 74LCX652 Low Voltage Transceiver/Register with 5V Tolerant **Inputs and Outputs**

### **General Description**

FAIRCHILD

**BEMICONDUCTOR** IM

The LCX652 consists of bus transceiver circuits with Dtype flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes to the HIGH logic level. Output Enable pins (OEAB, OEBA) are provided to control the transceiver function.

The LCX652 is designed for low voltage (2.5V or 3.3V)  $\mathrm{V}_{\mathrm{CC}}$ applications with capability of interfacing to a 5V signal environment.

The LCX652 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

#### **Features**

- 5V tolerant inputs and outputs
- 2.3V 3.6V V<sub>CC</sub> specifications provided
- 7.0 ns t<sub>PD</sub> max (V<sub>CC</sub> = 3.3V), 10 μA I<sub>CC</sub> max
- Power down high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)
- $\blacksquare$  ±24 mA output drive (V<sub>CC</sub> = 3.0V)
- Implements patented noise/EMI reduction circuitry
- Latch-up performance exceeds 500 mA
- ESD performance:
- Human body model > 2000V Machine model > 200V

Note 1: To ensure the high-impedance state during power up or down,  $\overline{\text{OE}}$  should be tied to  $V_{CC}$  through a pull-up resistor: the minimum value or the resistor is determined by the current-sourcing capability of the driver.

### **Ordering Code:**

Order Number	Package Number	Package Description
74LCX652WM	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74LCX652MSA	MSA24	24-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide
74LCX652MTC	MTC24	24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

### **Connection Diagram**


			_	
СРАВ —	1	$\bigcirc$	24 - V <sub>CC</sub>	
SAB —	2		23 CPB	A
OEAB —	3		22 <b>—</b> SBA	
A <sub>0</sub> —	4		21 OEB.	Ā
A <sub>1</sub> —	5		20 — B <sub>0</sub>	
A2 -	6		19 B <sub>1</sub>	
Α3 -	7		18 — B <sub>2</sub>	
Α4	8		17 — B <sub>3</sub>	
A <sub>5</sub> —	9		16 — B <sub>4</sub>	
A <sub>6</sub> —	10		15 — B <sub>5</sub>	
A <sub>7</sub> —	11		14 — B <sub>6</sub>	
GND —	12		13 — B <sub>7</sub>	
A <sub>3</sub> — A <sub>4</sub> — A <sub>5</sub> — A <sub>6</sub> — A <sub>7</sub> —	7 8 9 10 11		$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	


### **Pin Descriptions**

Pin Names	Description
A <sub>0</sub> -A <sub>7</sub> , B <sub>0</sub> -B <sub>7</sub>	A and B Inputs/3-STATE Outputs
CPAB, CPBA	Clock Inputs
SAB, SBA	Select Inputs
OEAB, OEBA	Output Enable Inputs

DS011998.prf © 1999 Fairchild Semiconductor Corporation

# 74LCX652





### **Truth Table**

(Note 2)								
		Inpu	Its			Inputs	/Outputs	Operating Mode
OEAB	OEBA	CPAB	СРВА	SAB	SBA	A <sub>0</sub> thru A <sub>7</sub>	B <sub>0</sub> thru B <sub>7</sub>	
L	Н	H or L	H or L	Х	Х	Input	Input	Isolation
L	Н	~	~	Х	Х			Store A and B Data
Х	Н	~	H or L	Х	Х	Input	Not Specified	Store A, Hold B
Н	Н	~	~	Х	Х	Input	Output	Store A in Both Registers
L	Х	H or L	~	Х	Х	Not Specified	Input	Hold A, Store B
L	L	\	~	Х	Х	Output	Input	Store B in Both Registers
L	L	Х	Х	Х	L	Output	Input	Real-Time B Data to A Bus
L	L	Х	H or L	Х	Н			Store B Data to A Bus
Н	Н	Х	Х	L	Х	Input	Output	Real-Time A Data to B Bus
Н	Н	H or L	Х	Н	Х			Stored A Data to B Bus
Н	L	H or L	H or L	Н	Н	Output	Output	Stored A Data to B Bus and
								Stored B Data to A Bus

Note 2: The data output functions may be enabled or disabled by various signals at OEAB or OEBA inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every LOW-to-HIGH transition on the clock inputs.


### **Functional Description**

In the transceiver mode, data present at the HIGH impedance port may be stored in either the A or B register or both.

The select (SAB, SBA) controls can multiplex stored and real-time.

The examples below demonstrate the four fundamental bus-management functions that can be performed with the Octal bus transceiver and receiver.

Data on the A or B data bus, or both can be stored in the internal D flip-flop by LOW to HIGH transitions at the appropriate Clock Inputs (CPAB, CPBA) regardless of the Select or Output Enable Inputs. When SAB and SBA are in the real time transfer mode, it is also possible to store data without using the internal D flip-flops by simultaneously enabling OEAB and OEBA. In this configuration each Output reinforces its Input. Thus when all other data sources to the two sets of bus lines are in a HIGH impedance state, each set of bus lines will remain at its last state.





Х

Х


Х

Х

Х Х

L Х

## 74LCX652



## Absolute Maximum Ratings(Note 3)

# 74LCX652

	Parameter	Value	Co	nditions		Units
V <sub>CC</sub>	Supply Voltage	-0.5 to +7.0				V
VI	DC Input Voltage	-0.5 to +7.0				V
Vo	DC Output Voltage	-0.5 to +7.0	Output in 3-STATE			V
		–0.5 to $V_{CC}$ + 0.5	Output in HIGH or LOW State (Note 4)			v
IK	DC Input Diode Current	-50	V <sub>I</sub> < GND			mA
ок	DC Output Diode Current	-50	V <sub>O</sub> < GND			~^
		+50	$V_{O} > V_{CC}$			mA
l <sub>0</sub>	DC Output Source/Sink Current	±50				mA
l <sub>CC</sub>	DC Supply Current per Supply Pin	±100				mA
GND	DC Ground Current per Ground Pin	±100				mA
T <sub>STG</sub>	Storage Temperature	-65 to +150				°C
Symbol		imeter	On a ratio a	Min	Max	Units
	ommended Operating Conditions (Note 5)					
	Supply Voltage Operating 2.0 3.6				3.6	
100	oupply voltage		Data Retention	1.5	3.6	V
/.	Input Voltage			0	55	V
/ <sub>1</sub>	Input Voltage Output Voltage		HGH or LOW State	0	5.5 Vcc	V
	Input Voltage Output Voltage	ŀ	HIGH or LOW State 3-STATE	0 0 0	V <sub>CC</sub>	V V
/0	Output Voltage	ŀ	3-STATE	0		•
/0	1 8	ŀ	3-STATE V <sub>CC</sub> = 3.0V - 3.6V	0	V <sub>CC</sub> 5.5	•
/ <sub>0</sub>	Output Voltage	ŀ	3-STATE $V_{CC} = 3.0V - 3.6V$ $V_{CC} = 2.7V - 3.0V$	0	V <sub>CC</sub> 5.5 ±24	V
V <sub>1</sub> Vo он/Iol	Output Voltage	ŀ	3-STATE V <sub>CC</sub> = 3.0V - 3.6V	0	V <sub>CC</sub> 5.5 ±24 ±12	V
	Output Voltage Output Current		3-STATE $V_{CC} = 3.0V - 3.6V$ $V_{CC} = 2.7V - 3.0V$	0	V <sub>CC</sub> 5.5 ±24 ±12 ±8	V mA
A OH/IOL A $\Delta t/\Delta V$ <b>Note 3:</b> The at these lim mended Op <b>Note 4:</b> I <sub>O</sub> A	Output Voltage Output Current Free-Air Operating Temperature Input Edge Rate, V <sub>IN</sub> = 0.8V – 2.0V, V <sub>C</sub> Absolute Maximum Ratings are those values bey its. The parametric values defined in the Electric erating Conditions" table will define the conditions Absolute Maximum Rating must be observed.	$_{\rm CC} = 3.0V$ ond which the safety of the I Characteristics tables are for actual device operation.	$\begin{array}{c} 3\text{-STATE} \\ V_{CC} = 3.0V - 3.6V \\ V_{CC} = 2.7V - 3.0V \\ V_{CC} = 2.3V - 2.7V \\ \end{array}$ device cannot be guarant	0 0 -40 0 eed. The dev	V <sub>CC</sub> 5.5 ±24 ±12 ±8 85 10 ice should not t	V mA °C ns/V pe operated
A t/∆V Note 3: The at these lim mended Op Note 4: I <sub>O</sub> A	Output Voltage Output Current Free-Air Operating Temperature Input Edge Rate, V <sub>IN</sub> = 0.8V – 2.0V, V <sub>C</sub> Absolute Maximum Ratings are those values bey its. The parametric values defined in the Electrice erating Conditions" table will define the conditions	$_{\rm CC} = 3.0V$ ond which the safety of the I Characteristics tables are for actual device operation.	$\begin{array}{c} 3\text{-STATE} \\ V_{CC} = 3.0V - 3.6V \\ V_{CC} = 2.7V - 3.0V \\ V_{CC} = 2.3V - 2.7V \\ \end{array}$ device cannot be guarant	0 0 -40 0 eed. The dev	V <sub>CC</sub> 5.5 ±24 ±12 ±8 85 10 ice should not t	V mA °C ns/V pe operated

Symbol	Parameter	Conditions	v <sub>cc</sub>	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units
Symbol	Farameter	Conditions	(V)	Min	Max	Units
V <sub>IH</sub>	HIGH Level Input Voltage		2.3 – 2.7	1.7		V
			2.7 - 3.6	2.0		
V <sub>IL</sub>	LOW Level Input Voltage		2.3 – 2.7		0.7	V
			2.7 - 3.6		0.8	v
V <sub>OH</sub>	HIGH Level Output Voltage	I <sub>OH</sub> = -100 μA	2.3 - 3.6	V <sub>CC</sub> - 0.2		
		I <sub>OH</sub> = -8 mA	2.3	1.8		
		I <sub>OH</sub> = -12 mA	2.7	2.2		V
		I <sub>OH</sub> = -18 mA	3.0	2.4		
		I <sub>OH</sub> = -24 mA	3.0	2.2		
V <sub>OL</sub>	LOW Level Output Voltage	I <sub>OL</sub> = 100 μA	2.3 - 3.6		0.2	
		I <sub>OL</sub> = 8 mA	2.3		0.6	
		I <sub>OL</sub> = 12 mA	2.7		0.4	V
		I <sub>OL</sub> = 16 mA	3.0		0.4	
		I <sub>OL</sub> = 24 mA	3.0		0.55	
l <sub>l</sub>	Input Leakage Current	$0 \le V_I \le 5.5V$	2.3 - 3.6		±5.0	μA
I <sub>OZ</sub>	3-STATE I/O Leakage	$0 \le V_O \le 5.5V$	2.3 - 3.6		±5.0	μΑ
		$V_I = V_{IH} \text{ or } V_{IL}$				μΑ
I <sub>OFF</sub>	Power-Off Leakage Current	$V_1 \text{ or } V_0 = 5.5 \text{ V}$	0		10	μA

# 74LCX652

### DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	V <sub>cc</sub>	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units
Gymbol	ranneter	Conditions	(V)	Min	Max	onna
I <sub>CC</sub>	Quiescent Supply Current	$V_I = V_{CC}$ or GND	2.3 - 3.6		10	uА
		$3.6V \le V_I$ , $V_O \le 5.5V$ (Note 6)	2.3 - 3.6		±10	μΑ
$\Delta I_{CC}$	Increase in I <sub>CC</sub> per Input	$V_{IH} = V_{CC} - 0.6V$	2.3 - 3.6		500	μΑ
	puts disabled or 3-STATE only.	VIH = VCC -0.0V	2.3 - 3.6		500	

### **AC Electrical Characteristics**

			TA	= -40°C to +	85°C; R <sub>L</sub> = 50	<b>ΟΟ</b> Ω		
Symbol	Parameter	V <sub>CC</sub> = 3.	$V_{CC}=3.3V\pm0.3V\qquad V_{CC}=2.7V$			$V_{CC} = 2.5V \pm 0.2V$ $C_L = 30 \text{ pF}$		Units
		C <sub>L</sub> = 50 pF		C <sub>L</sub> = 50 pF				
		Min	Max	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency	150						MHz
t <sub>PHL</sub>	Propagation Delay	1.5	7.0	1.5	8.0	1.5	8.4	
t <sub>PLH</sub>	Bus to Bus	1.5	7.0	1.5	8.0	1.5	8.4	ns
t <sub>PHL</sub>	Propagation Delay	1.5	8.5	1.5	9.5	1.5	10.5	ns
t <sub>PLH</sub>	Clock to Bus	1.5	8.5	1.5	9.5	1.5	10.5	115
t <sub>PHL</sub>	Propagation Delay	1.5	8.5	1.5	9.5	1.5	10.5	ns
t <sub>PLH</sub>	Select to Bus	1.5	8.5	1.5	9.5	1.5	10.5	
t <sub>PZL</sub>	Output Enable Time	1.5	8.5	1.5	9.5	1.5	10.5	ns
t <sub>PZH</sub>		1.5	8.5	1.5	9.5	1.5	10.5	115
t <sub>PLZ</sub>	Output Disable Time	1.5	8.5	1.5	9.5	1.5	10.5	ns
t <sub>PHZ</sub>		1.5	8.5	1.5	9.5	1.5	10.5	115
t <sub>S</sub>	Setup Time	2.5		2.5		4.0		ns
t <sub>H</sub>	Hold Time	1.5		1.5		2.0		ns
t <sub>W</sub>	Pulse Width	3.3		3.3		4.0		ns
t <sub>OSHL</sub>	Output to Output Skew (Note 7)		1.0					
t <sub>OSLH</sub>			1.0					ns


Note 7: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>). Parameter guaranteed by design.

### **Dynamic Switching Characteristics**


Symbol	Parameter	Conditions	V <sub>cc</sub>	$T_A = 25^{\circ}C$	Units
Gymbol	Tarameter	Conditions	(V)	Typical	Onita
V <sub>OLP</sub>	Quiet Output Dynamic Peak V <sub>OL</sub>	$C_{L} = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	0.8	V
		$C_L = 30 \text{ pF}, V_{IH} = 2.5 \text{V}, V_{IL} = 0 \text{V}$	2.5	0.6	v
V <sub>OLV</sub>	Quiet Output Dynamic Valley V <sub>OL</sub>	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	-0.8	V
		$C_L = 30 \text{ pF}, V_{IH} = 2.5 \text{V}, V_{IL} = 0 \text{V}$	2.5	-0.6	v


### Capacitance


Symbol	Parameter	Conditions	Typical	Units
C <sub>IN</sub>	Input Capacitance	$V_{CC} = Open, V_I = 0V \text{ or } V_{CC}$	7	pF
C <sub>I/O</sub>	Input/Output Capacitance	$V_{CC} = 3.3V$ , $V_I = 0V$ or $V_{CC}$	8	pF
C <sub>PD</sub>	Power Dissipation Capacitance	$V_{CC} = 3.3V$ , $V_I = 0V$ or $V_{CC}$ , f = 10 MHz	25	pF



74LCX652







Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.