October 1995 Revised April 1999

74LCX841 Low Voltage 10-Bit Transparent Latch with 5V Tolerant Inputs and Outputs

General Description

CMOS low power dissipation.

FAIRCHILD

SEMICONDUCTOR

The LCX841 consists of ten latches with 3-STATE outputs for bus organized system applications. The device is designed for low voltage (2.5V or 3.3V) V_{CC} applications with capability of interfacing to a 5V signal environment. The LCX841 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining

Features


- 5V tolerant inputs and outputs
- 2.3V 3.6V V_{CC} specifications provided
- 8.0 ns t_{PD} max (V_{CC} = 3.3V), 10 μA I_{CC} max
- Power-down high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)
- \blacksquare ±24 mA output drive (V_{CC} = 3.0V)
- Implements patented noise/EMI reduction circuitry
- Latch-up performance exceeds 500 mA
- ESD performance:
 - Human Body Model > 2000V
 - Machine Model > 200V

Note 1: To ensure the high-impedance state during power up or down, \overline{OE} should be tied to V_{CC} through a pull-up resistor: the minimum value or the resistor is determined by the current-sourcing capability of the driver.

Ordering Code:

Order Number	Package Number	Package Description
74LCX841WM	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74LCX841MSA	MSA24	24-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide
74LCX841MTC	MTC24	24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.



Connection Diagram

ŌE —	1	\bigcirc	24	Lv
D ₀ —	2		23	— v _{cc} — o _n
D1	3		22	- 01
D ₂ —	4		21	— 0 ₂
D3 —	5		20	— 0 ₃
D4 —	6		19	— 0 ₄
D ₅ —	7		18	— 0 ₅
D ₆ —	8		17	— 0 ₆
D ₇ —	9		16	— 0 ₇
D ₈ —	10		15	— 0 ₈
D ₉ —	11		14	— 0 ₉
GND —	12		13	— LE

© 1999 Fairchild Semiconductor Corporation DS012575.prf

74LCX841

Pin Descriptions

Pin Names	Description
D ₀ –D ₉	Data Inputs
LE	Latch Enable Input
OE	Output Enable Input
O ₀ –O ₉	3-STATE Latch Outputs

Truth Table


	Inputs		Inputs Internal Output				Function
OE	LE	D	Q	0			
Х	Х	Х	Х	Z	High Z		
н	н	L	L	Z	High Z		
н	н	н	н	Z	High Z		
н	L	х	NC	Z	Latched		
L	н	L	L	L	Transparent		
L	н	н	н	н	Transparent		
L	L	х	NC	NC	Latched		

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial Z = High Impendance NC = No Change

Functional Description

The LCX841 consists of ten D-type latches with 3-STATE outputs. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. This allows asynchronous operation, as the output transition follows the data in transi-tion.

On the LE HIGH-to-LOW transition, the data that meets the setup and hold time is latched. Data appears on the bus when the Output Enable $\overline{(OE)}$ is LOW. When \overline{OE} is HIGH the bus output is in the high impedance state.



Absolute Maximum Ratings(Note 2)

74LCX841

Symbol	Parameter	Value	ditions		Units	
V _{CC}	Supply Voltage	-0.5 to +7.0				V
VI	DC Input Voltage	-0.5 to +7.0				V
Vo	DC Output Voltage	-0.5 to +7.0	Output in 3-STATE			V
		-0.5 to V _{CC} + 0.5	Output in HIGH or L	OW State	(Note 3)	v
I _{IK}	DC Input Diode Current	-50	V _I < GND			mA
I _{OK}	DC Output Diode Current	-50	V _O < GND			mA
		+50	$V_{O} > V_{CC}$			
I _O	DC Output Source/Sink Current	±50				mA
I _{CC}	DC Supply Current per Supply Pin	±100				mA
I _{GND}	DC Ground Current per Ground Pin	±100				mA
T _{STG}	Storage Temperature	-65 to +150				°C
Peco	mmended Operating Co	nditions (Nate	1)			
Reco Symbol	mmended Operating Co	anditions (Note 4	4)	Min	Max	Units
Symbol	Par					Units
Symbol			4) Operating Data Retention	Min 2.0 1.5	Max 3.6 3.6	Units
Symbol V _{CC}	Par		Operating	2.0	3.6	
	Par Supply Voltage		Operating	2.0 1.5	3.6 3.6 5.5	V
Symbol V _{CC}	Par Supply Voltage Input Voltage		Operating Data Retention	2.0 1.5 0	3.6 3.6	V
Symbol V _{CC}	Par Supply Voltage Input Voltage		Operating Data Retention HIGH or LOW State	2.0 1.5 0 0	3.6 3.6 5.5 V _{CC}	V V
Symbol V _{CC} V ₁ V ₀	Par Supply Voltage Input Voltage Output Voltage		Operating Data Retention HIGH or LOW State 3-STATE	2.0 1.5 0 0	3.6 3.6 5.5 V _{CC} 5.5	V V
Symbol V _{CC} V _I V _O	Par Supply Voltage Input Voltage Output Voltage		Operating Data Retention HIGH or LOW State 3-STATE V _{CC} = 3.0V - 3.6V	2.0 1.5 0 0	3.6 3.6 5.5 V _{CC} 5.5 ±24	V V V
Symbol V _{CC} V _I V _O	Par Supply Voltage Input Voltage Output Voltage		$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	2.0 1.5 0 0	3.6 3.6 5.5 V _{CC} 5.5 ±24 ±12	V V V

 $\Delta t / \Delta V$ Input Edge Rate, $V_{IN} = 0.8V - 2.0V$, $V_{CC} = 3.0V$ 0 10 ns/V Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3: I_O Absolute Maximum Rating must be observed.

Note 4: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	Conditions	V _{cc}	$T_A = -40^{\circ}C$	to +85°C	Units
Symbol	Farameter	conditions	(V)	Min	Max	Units
/н	HIGH Level Input Voltage		2.3 – 2.7	1.7		V
			2.7 - 3.6	2.0		v
/ _{IL}	LOW Level Input Voltage		2.3 – 2.7		0.7	V
			2.7 - 3.6		0.8	v
/ _{OH}	HIGH Level Output Voltage	I _{OH} = -100 μA	2.3 - 3.6	V _{CC} - 0.2		
		I _{OH} = -8 mA	2.3	1.8		
		I _{OH} = -12 mA	2.7	2.2		V
		I _{OH} = -18 mA	3.0	2.4		
		I _{OH} = -24 mA	3.0	2.2		
V _{OL}	LOW Level Output Voltage	I _{OH} = 100 μA	2.3 - 3.6		0.2	
		I _{OH} = 8 mA	2.3		0.6	
		I _{OL} = 12 mA	2.7		0.4	V
		I _{OL} = 16 mA	3.0		0.4	
		I _{OL} = 24 mA	3.0		0.55	
lı	Input Leakage Current	$0 \le V_I \le 5.5V$	2.3 - 3.6		±5.0	μΑ
l _{oz}	3-STATE Output Leakage	$0 \le V_O \le 5.5V$	2.3 - 3.6		±5.0	μΑ
		$V_I = V_{IH}$ or V_{IL}				μΑ
OFF	Power-Off Leakage Current	$V_1 \text{ or } V_0 = 5.5 \text{ V}$	0		10	μΑ

74LCX841

DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	$V_{CC} \qquad T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units
Symbol	Farameter	Conditions	(V)	Min	Max	Units
lcc	Quiescent Supply Current	V _I = V _{CC} or GND	2.3 - 3.6		10	uА
		$3.6V \le V_I, V_O \le 5.5V$ (Note 5)	2.3 - 3.6		±10	μΑ
ΔI _{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.3 - 3.6		500	μΑ

Note

AC Electrical Characteristics

			TA	= -40°C to +	85°C, R _L = 5	00Ω		
Symbol	Parameter	V _{CC} = 3.	$V_{CC} = 3.3V \pm 0.3V$ $C_L = 50 \text{ pF}$		V _{CC} = 2.7V C _L = 50 pF		$V_{CC}=2.5V\pm0.2V$	
Cymbol		C _L =					30 pF	Units
		Min	Max	Min	Max	Min	Max	-
t _{PHL}	Propagation Delay	1.5	7.0	1.5	7.5	1.5	8.4	
t _{PLH}	D _n to O _n	1.5	7.0	1.5	7.5	1.5	8.4	ns
t _{PHL}	Propagation Delay	1.5	7.0	1.5	7.5	1.5	8.4	ns
t _{PLH}	LE to O _n	1.5	7.0	1.5	7.5	1.5	8.4	115
t _{PZL}	Output Enable Time	1.5	8.0	1.5	8.5	1.5	9.6	
t _{PZH}		1.5	8.0	1.5	8.5	1.5	9.6	ns
t _{PLZ}	Output Disable Time	1.5	6.5	1.5	7.0	1.5	7.8	ns
t _{PHZ}		1.5	6.5	1.5	7.0	1.5	7.8	115
t _{OSHL}	Output to Output Skew		1.0					ns
t _{OSLH}	(Note 6)		1.0					115
t _S	Setup Time D _n to LE	2.5		2.5		4.0		ns
t _H	Hold Time D _n to LE	1.5		1.5		2.0		ns
t _W	LE Pulse Width	3.3		3.3	1	4.0		ns


Note 6: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).


Dynamic Switching Characteristics


Symbol	Parameter	Conditions	V _{CC} (V)	T _A = 25°C Typical	Units
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	$C_L = 50 \text{ pF}, \text{ V}_{IH} = 3.3 \text{V}, \text{ V}_{IL} = 0 \text{V}$	3.3	0.8	N/
		$C_L = 30 \text{ pF}, \text{ V}_{IH} = 2.5 \text{V}, \text{ V}_{IL} = 0 \text{V}$	2.5	0.6	v
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	-0.8	V
		$C_L=30 \text{ pF}, V_{IH}=2.5 \text{V}, V_{IL}=0 \text{V}$	2.5	-0.6	v

Capacitance


Symbol	Parameter	Conditions	Typical	Units
CIN	Input Capacitance	$V_{CC} = Open, V_I = 0V \text{ or } V_{CC}$	7	pF
CO	Output Capacitance	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC}	8	pF
C _{PD}	Power Dissipation Capacitance	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC} , f = 10 MHz	20	pF







7



Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.