FAIRCHILD
SEMICONDUCTOR™

September 2000
Revised September 2000

74LCXZ162244

Low Voltage 16-Bit Buffer/Line Driver with 5V Tolerant Inputs/Outputs and 26Ω Series Resistors in the Outputs

General Description

The LCXZ162244 contains sixteen non-inverting buffers with 3-STATE outputs designed to be employed as a memory and address driver, clock driver, or bus oriented transmitter/receiver. The device is nibble controlled. Each nibble has separate 3-STATE control inputs which can be shorted together for full 16-bit operation.

When V_{CC} is between 0 and 1.5V, the LCXZ162244 is in the high impedance state during power up or power down. this places the outputs in the high impedance (Z) state preventing intermittent low impedance loading or glitching in bus oriented applications.

The LCXZ162244 is designed for low voltage (2.7V or 3.3V) V_{CC} applications with capability of interfacing to a 5V signal environment.

In addition the outputs include 26Ω (nominal) series resistors to reduce overshoot and undershoot and are designed to sink/source 12 mA at V_{CC} = 3.0V.

The LCXZ162244 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

Features

■ 5V tolerant inputs and outputs
■ Guaranteed power up/down high impedance
■ Supports live insertion/withdrawal
■ Outputs have equivalent 26Ω series resistors
■ 2.7V–3.6V V_{CC} specifications provided
■ 5.3 ns t_{PD} max (V_{CC} = 3.0V), 20 μA I_{CC} max
■ ±12 mA output drive (V_{CC} = 3.0V)
■ Implements patented noise/EMI reduction circuitry
■ Latch-up performance exceeds 500 mA
■ ESD performance:
   Human body model > 2000V
   Machine model > 200V

Ordering Code:

| Order Number	Package Number	Package Description
74LCXZ162244MEA	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300 Wide [TUBES]
74LCXZ162244MEX (Note 1)	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300 Wide [TAPE and REEL]
74LCXZ162244MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide [TUBES]
74LCXZ162244MTX (Note 1)	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide [TAPE and REEL]

Note 1: Use this Order Number to receive devices in Tape and Reel.

74LCXZ162244

Connection Diagram

```
        ┌────┐
 OE₁ ─┤1    48├─ OE₂
  O₀ ─┤2    47├─ I₀
  O₁ ─┤3    46├─ I₁
 GND ─┤4    45├─ GND
  O₂ ─┤5    44├─ I₂
  O₃ ─┤6    43├─ I₃
 Vcc ─┤7    42├─ Vcc
  O₄ ─┤8    41├─ I₄
  O₅ ─┤9    40├─ I₅
 GND ─┤10   39├─ GND
  O₆ ─┤11   38├─ I₆
  O₇ ─┤12   37├─ I₇
  O₈ ─┤13   36├─ I₈
  O₉ ─┤14   35├─ I₉
 GND ─┤15   34├─ GND
 O₁₀ ─┤16   33├─ I₁₀
 O₁₁ ─┤17   32├─ I₁₁
 Vcc ─┤18   31├─ Vcc
 O₁₂ ─┤19   30├─ I₁₂
 O₁₃ ─┤20   29├─ I₁₃
 GND ─┤21   28├─ GND
 O₁₄ ─┤22   27├─ I₁₄
 O₁₅ ─┤23   26├─ I₁₅
 OE₄ ─┤24   25├─ OE₃
        └────┘
```

Logic Symbol

Pin Descriptions

Pin Names	Description
$\overline{OE}_n$	Output Enable Input (Active LOW)
I_0–I_{15}	Inputs
O_0–O_{15}	Outputs

Truth Tables

Inputs		Outputs
$\overline{OE}_1$	I_0–I_3	O_0–O_3
L	L	L
L	H	H
H	X	Z

Inputs		Outputs
$\overline{OE}_3$	I_8–I_{11}	O_8–O_{11}
L	L	L
L	H	H
H	X	Z

Inputs		Outputs
$\overline{OE}_2$	I_4–I_7	O_4–O_7
L	L	L
L	H	H
H	X	Z

Inputs		Outputs
$\overline{OE}_4$	I_{12}–I_{15}	O_{12}–O_{15}
L	L	L
L	H	H
H	X	Z

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
Z = High Impedance

Functional Description

The LCXZ162244 contains sixteen non-inverting buffers with 3-STATE standard outputs. The device is nibble (4 bits) controlled with each nibble functioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation. The 3-STATE outputs are controlled by an Output Enable ($\overline{OE}_n$) input for each nibble. When $\overline{OE}_n$ is LOW, the outputs are in 2-state mode. When $\overline{OE}_n$ is HIGH, the outputs are in the high impedance mode, but this does not interfere with entering new data into the inputs.

Logic Diagram

Absolute Maximum Ratings(Note 2)

Symbol	Parameter	Value	Conditions	Units
V_{CC}	Supply Voltage	−0.5 to +7.0		V
V_I	DC Input Voltage	−0.5 to +7.0		V
V_O	DC Output Voltage	−0.5 to +7.0	Output in 3-STATE or V_{CC} = 0–1.5V	V
		−0.5 to V_{CC} + 0.5	Output in HIGH or LOW State (Note 3)	
I_{IK}	DC Input Diode Current	−50	V_I < GND	mA
I_{OK}	DC Output Diode Current	−50	V_O < GND	mA
		+50	V_O > V_{CC}	
I_O	DC Output Source/Sink Current	±50		mA
I_{CC}	DC Supply Current per Supply Pin	±100		mA
I_{GND}	DC Ground Current per Ground Pin	±100		mA
T_{STG}	Storage Temperature	−65 to +150		°C

Recommended Operating Conditions (Note 4)

Symbol	Parameter		Min	Max	Units
V_{CC}	Supply Voltage	Operating	2.7	3.6	V
V_I	Input Voltage		0	5.5	V
V_O	Output Voltage	HIGH or LOW State	0	V_{CC}	V
		3-STATE	0	5.5	
I_{OH}/I_{OL}	Output Current	V_{CC} = 3.0V – 3.6V		±12	mA
		V_{CC} = 2.7V – 3.0V		±8	
T_A	Free-Air Operating Temperature		−40	85	°C
Δt/ΔV	Input Edge Rate, V_{IN} = 0.8V–2.0V, V_{CC} = 3.0V		0	10	ns/V

Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3: I_O Absolute Maximum Rating must be observed.

Note 4: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	Conditions	V_{CC} (V)	T_A = −40°C to +85°C Min	Max	Units
V_{IH}	HIGH Level Input Voltage		2.7 – 3.6	2.0		V
V_{IL}	LOW Level Input Voltage		2.7 – 3.6		0.8	V
V_{OH}	HIGH Level Output Voltage	I_{OH} = −100 µA	2.7 – 3.6	V_{CC} − 0.2		V
		I_{OH} = −4 mA	2.7	2.2		
		I_{OH} = −6 mA	3.0	2.4		
		I_{OH} = −8 mA	2.7			
		I_{OH} = −12 mA	3.0	2.0		
V_{OL}	LOW Level Output Voltage	I_{OL} = 100 µA	2.7 – 3.6		0.2	V
		I_{OL} = 4 mA	2.7		0.4	
		I_{OL} = 6 mA	3.0		0.55	
		I_{OL} = 8 mA	2.7		0.6	
		I_{OL} = 12 mA	3.0		0.8	
I_I	Input Leakage Current	0 ≤ V_I ≤ 5.5V	2.7 – 3.6		±5.0	µA
I_{OZ}	3-STATE Output Leakage	0 ≤ V_O ≤ 5.5V	2.7 – 3.6		±5.0	µA
		V_I = V_{IH} or V_{IL}				
I_{OFF}	Power-Off Leakage Current	V_I or V_O = 5.5V	0		10	µA
$I_{PU/PD}$	Power Up/Down	V_O = 0.5V to V_{CC}	0 – 1.5		±5.0	µA
	3-STATE Output Current	V_I = GND or V_{CC}				
I_{CC}	Quiescent Supply Current	V_I = V_{CC} or GND	2.7 – 3.6		225	µA
		3.6V ≤ V_I, V_O ≤ 5.5V (Note 5)	2.7 – 3.6		±225	
ΔI_{CC}	Increase in I_{CC} per Input	V_{IH} = V_{CC} −0.6V	2.7 – 3.6		500	µA

DC Electrical Characteristics (Continued)

Note 5: Outputs disabled or 3-STATE only.

AC Electrical Characteristics

Symbol	Parameter	$T_A = -40°C$ to $+85°C$, $R_L = 500\ \Omega$				Units
		$V_{CC} = 3.3V \pm 0.3V$		$V_{CC} = 2.7V$		
		$C_L = 50$ pF		$C_L = 50$ pF		
		Min	Max	Min	Max	
t_{PHL}	Propagation Delay	1.0	5.3	1.0	6.0	ns
t_{PLH}	Data to Output	1.0	5.3	1.0	6.0	
t_{PZL}	Output Enable Time	1.0	6.3	1.0	7.1	ns
t_{PZH}		1.0	6.3	1.0	7.1	
t_{PLZ}	Output Disable Time	1.0	5.4	1.0	5.7	ns
t_{PHZ}		1.0	5.4	1.0	5.7	
t_{OSHL}	Output to Output Skew (Note 6)		1.0			ns
t_{OSLH}			1.0			

Note 6: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}). Parameter guaranteed by design.

Dynamic Switching Characteristics

Symbol	Parameter	Conditions	V_{CC} (V)	$T_A = 25°C$ Typical	Units
V_{OLP}	Quiet Output Dynamic Peak V_{OL}	$C_L = 50$ pF, $V_{IH} = 3.3V$, $V_{IL} = 0V$	3.3	0.8	V
V_{OLV}	Quiet Output Dynamic Valley V_{OL}	$C_L = 50$ pF, $V_{IH} = 3.3V$, $V_{IL} = 0V$	3.3	−0.8	V

Capacitance

Symbol	Parameter	Conditions	Typical	Units
C_{IN}	Input Capacitance	V_{CC} = Open, $V_I = 0V$ or V_{CC}	7	pF
C_{OUT}	Output Capacitance	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC}	8	pF
C_{PD}	Power Dissipation Capacitance	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC}, $f = 10$ MHz	20	pF

# AC LOADING and WAVEFORMS Generic for LCX Family

FIGURE 1. AC Test Circuit (C_L includes probe and jig capacitance)

| V_I	C_L
6V for V_{CC} = 3.3V, 2.7V	50 pF
V_{CC} * 2 for V_{CC} = 2.5V	30 pF

Waveform for Inverting and Non-Inverting Functions

3-STATE Output High Enable and Disable Times for Logic

Propagation Delay. Pulse Width and t_{rec} Waveforms

Setup Time, Hold Time and Recovery Time for Logic

3-STATE Output Low Enable and Disable Times for Logic

t_{rise} and t_{fall}

FIGURE 2. Waveforms
(Input Characteristics; f =1MHz, t_R = t_F = 3ns)

Symbol	V_{CC}	
	3.3V $\pm$ 0.3V	2.7V
V_{mi}	1.5V	1.5V
V_{mo}	1.5V	1.5V
V_x	V_{OL} + 0.3V	V_{OL} + 0.3V
V_y	V_{OH} − 0.3V	V_{OH} − 0.3V

74LCXZ162244

Schematic Diagram Generic for LCX Family

Physical Dimensions inches (millimeters) unless otherwise noted

0.620 – 0.630
[15.75 – 16.00]

– A –

48   25

LEAD #1
IDENT

0.398 – 0.417
[10.10 – 10.60]

⌀ | 0.010[0.25] | C | B Ⓢ | A Ⓢ

0.291 – 0.299
[7.40 – 7.59]

– B –

1   24

0.025
[0.635] TYP

0.020±0.003
[0.51 ± 0.08]
TYP

0.008 – 0.012
[0.21 – 0.30] TYP

⌀ | 0.0031[0.08] Ⓜ | C | A Ⓢ | B Ⓢ

0.005 – 0.009
[0.13 – 0.22]

GAUGE PLANE

0.010
[0.25]

0.020 – 0.040
[0.51 – 1.01]

DETAIL E TYP

0.096 – 0.108
[2.44 – 2.74]

SEATING PLANE

45° x 0.015 – 0.025
[0.39 – 0.63]

SEE DETAIL E

– D –
– C –

0.025
[0.635] TYP

0.10
[0.25] MIN TYP

0° – 8° TYP

▱ | 0.004[0.10]

MS48A (REV E)

48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300 Wide
Package Number MS48A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

12.50±0.10 -A-

0.40 TYP

48 43 30 25

8.10

4.05

6.10±0.10 -B-

PIN #1 IDENT.

1 6 19 24

⌒ 0.2 | C | B | A
ALL LEAD TIPS

48 43   30 25

4.60   9.20

2.30

1 6   19 24

0.30

0.50

LAND PATTERN RECOMMENDATION

⌒ 0.1 | C
ALL LEAD TIPS

1.2 MAX

-C-

0.50   0.17-0.27

0.90 +0.15 -0.10

0.10±0.05

⊕ | 0.13 Ⓜ | A | B Ⓢ | C Ⓢ

DIMENSIONS ARE IN MILLIMETERS

SEE DETAIL A

0.09-0.20

12.00° TOP & BOTTOM

R0.16   GAGE PLANE

R0.31

1.25

0°-8°

0.60±0.10   SEATING PLANE

1.00

DETAIL A

NOTES:
A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AB, REF NOTE 6, DATE 7/93.
B. DIMENSIONS ARE IN MILLIMETERS.
C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

MTD48RevB1

48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Package Number MTD48

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

www.fairchildsemi.com