

## 74LVQ174

## Low Voltage Hex D-Type Flip-Flop with Master Reset

### **General Description**

The LVQ174 is a high-speed hex D-type flip-flop. The device is used primarily as a 6-bit edge-triggered storage register. The information on the D inputs is transferred to storage during the LOW-to-HIGH clock transition. The device has a Master Reset to simultaneously clear all flip-flops.

#### **Features**


- Ideal for low power/low noise 3.3V applications
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed pin-to-pin skew AC performance
- lacksquare Guaranteed incident wave switching into 75 $\Omega$


#### **Ordering Code:**

Order Number	Package Description	
74LVQ174SC	M16A	16-Lead (0.150" Wide) Small Outline Integrated Circuit, SOIC JEDEC
74LVQ174SJ	M16D	16-Lead Molded Small Outline Package, SOIC EIAJ

Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.


#### **Logic Symbols**





## **Connection Diagram**

Pin Assignment for SOIC JEDEC and EIAJ



## **Pin Descriptions**

Description			
Data Inputs			
Clock Pulse Input			
Master Reset Input			
Outputs			

## **Functional Description**

The LVQ174 consists of six edge-triggered D flip-flops with individual D inputs and Q outputs. The Clock (CP) and Master Reset (MR) are common to all flip-flops. Each D input's state is transferred to the corresponding flip-flop's output following the LOW-to-HIGH Clock (CP) transition. A LOW input to the Master Reset (MR) will force all outputs LOW independent of Clock or Data inputs. The LVQ174 is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.

#### **Truth Table**


	Output		
MR	СР	D	Q
L	Х	Х	L
Н	~	Н	н
Н	~	L	L
Н	L	X	Q

H = HIGH Voltage Level

L = LOW Voltage Level
X = Immaterial

✓ = LOW-to-HIGH Transition

## Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

#### **Absolute Maximum Ratings** (Note 1)

Supply Voltage (V<sub>CC</sub>)

-0.5V to +7.0V

-0.5V to  $V_{\rm CC}$  + 0.5V

-0.5V to  $V_{\rm CC}$  + 0.5V

-20 mA

+20 mA

-20 mA

+20 mA

±50 mA

±200 mA

–65°C to +150°C

DC Input Diode Current (I<sub>IK</sub>)

 $V_1 = -0.5V$ 

 $V_I = V_{CC} + 0.5V$ 

DC Input Voltage (V<sub>I</sub>)

DC Output Diode Current (I<sub>OK</sub>)

 $V_{\rm O} = -0.5 V$  $V_{O} = V_{CC} + 0.5V$ 

DC Output Voltage (Vo)

DC Output Source

or Sink Current (I<sub>O</sub>)

DC V<sub>CC</sub> or Ground Current

 $(I_{CC} \text{ or } I_{GND})$ 

Storage Temperature (T<sub>STG</sub>)

DC Latch-Up Source or

Sink Current

±100 mA

## **Recommended Operating** Conditions (Note 2)

Supply Voltage (V<sub>CC</sub>) Input Voltage (V<sub>I</sub>)

2.0V to 3.6V 0V to  $V_{\rm CC}$ 0V to V<sub>CC</sub> Output Voltage (V<sub>O</sub>) -40°C to +85°C

Operating Temperature (T<sub>A</sub>) Minimum Input Edge Rate (ΔV/Δt)

 $V_{\text{IN}}$  from 0.8V to 2.0V

V<sub>CC</sub> @ 3.0V

125 mV/ns

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be op-erated at these limits. The parametric values defined in the Electrical Charac-teristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

#### **DC Electrical Characteristics**

Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = +25°C		T <sub>A</sub> = -40°C to +85°C	Units	Conditions	
			Тур G		aranteed Limits			
V <sub>IH</sub>	Minimum High Level	3.0	1.5	2.0	2.0	V	V <sub>OUT</sub> = 0.1V	
	Input Voltage						or V <sub>CC</sub> - 0.1V	
V <sub>IL</sub>	Maximum Low Level	3.0	1.5	0.8	0.8	V	V <sub>OUT</sub> = 0.1V	
	Input Voltage						or V <sub>CC</sub> - 0.1V	
V <sub>OH</sub>	Minimum High Level Output Voltage	3.0	2.99	2.9	2.9	V	I <sub>OUT</sub> = -50 μA	
	- Carpan Canage	3.0		2.58	2.48	V	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> (Note 3)	
							I <sub>OH</sub> = -12 mA	
V <sub>OL</sub>	Maximum Low Level	3.0	0.002	0.1	0.1	V	I <sub>OUT</sub> = 50 μA	
	Output Voltage							
		3.0		0.36	0.44	V	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> (Note 3)	
							I <sub>OL</sub> = 12 mA	
I <sub>IN</sub>	Maximum Input	3.6		±0.1	±1.0	μA	V <sub>I</sub> = V <sub>CC</sub> , GND	
	Leakage Current							
I <sub>OLD</sub>	Minimum Dynamic (Note 4)	3.6			36	mA	V <sub>OLD</sub> = 0.8V Max (Note 5)	
I <sub>OHD</sub>	Output Current	3.6			-25	mA	V <sub>OHD</sub> = 2.0V Min (Note 5)	
I <sub>CC</sub>	Maximum Quiescent	3.6		4.0	40.0	μΑ	V <sub>IN</sub> = V <sub>CC</sub>	
	Supply Current						or GND	
V <sub>OLP</sub>	Quiet Output	3.3	0.7	0.8		V	(Notes 6, 7)	
	Maximum Dynamic V <sub>OL</sub>							
V <sub>OLV</sub>	Quiet Output	3.3	-0.6	-0.8		V	(Notes 6, 7)	
	Minimum Dynamic V <sub>OL</sub>							
V <sub>IHD</sub>	Maximum High Level	3.3	1.8	2.0		V	(Notes 6, 8)	
	Dynamic Input Voltage							
V <sub>ILD</sub>	Maximum Low Level	3.3	1.6	0.8		V	(Notes 6, 8)	
	Dynamic Input Voltage							

Note 3: All outputs loaded: thresholds on input associated with output under test.

Note 4: Maximum test duration 2.0 ms, one output loaded at a time.

Note 5: Incident wave switching on transmission lines with impedances as low as  $75\Omega$  for commercial temperature range is guaranteed.

Note 6: Worst case package.

Note 7: Max number of outputs defined as (n). Data inputs are driven 0V to 3.3V; one output at GND.

Note 8: Max number of Data Inputs (n) switching. (n - 1) inputs switching 0V to 3.3V. Input-under-test switching: 3.3V to threshold (V<sub>ILD</sub>), 0V to threshold (V<sub>IHD</sub>), f = 1 MHz.

## **AC Electrical Characteristics**

Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = +25°C C <sub>I</sub> = 50 pF			T <sub>A</sub> = -40°C to +85°C C <sub>1</sub> = 50 pF		Units
			Min	Тур	Max	Min	Max	
f <sub>max</sub>	Maximum Clock	2.7	60	90		50		MHz
	Frequency	3.3 ±0.3	90	100		70		
t <sub>PLH</sub>	Propagation Delay	2.7	2.0	10.8	16.2	1.5	18.0	ns
	CP to Q <sub>n</sub>	3.3 ±0.3	2.0	9.0	11.5	1.5	12.5	
t <sub>PHL</sub>	Propagation Delay	2.7	2.0	10.2	15.5	1.5	17.0	ns
	CP to Q <sub>n</sub>	3.3 ±0.3	2.0	8.5	11.0	1.5	12.0	
t <sub>PHL</sub>	Propagation Delay	2.7	2.5	10.8	16.2	2.0	18.0	ns
	MR to Q <sub>n</sub>	3.3 ±0.3	2.5	9.0	11.5	2.0	12.5	
t <sub>OSHL</sub> ,	Output to	2.7		1.0	1.5		1.5	ns
t <sub>OSLH</sub>	Output Skew (Note 9)	3.3 ±0.3		1.0	1.5		1.5	

Note 9: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (t<sub>OSHL</sub>) or LOW to HIGH (t<sub>OSLH</sub>). Parameter guaranteed by design.


## **AC Operating Requirements**

Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = C <sub>L</sub> =	+25°C 50 pF	T <sub>A</sub> = -40°C to +85°C C <sub>L</sub> = 50 pF	Units
			Тур	Guara	nteed Minimum	
t <sub>S</sub>	Setup Time, HIGH or LOW	2.7	3.0	8.0	10.0	ns
	D <sub>n</sub> to CP	3.3 ±0.3	2.5	6.5	7.0	
t <sub>H</sub>	Hold Time, HIGH or LOW	2.7	1.2	4.0	4.5	ns
	D <sub>n</sub> to CP	3.3 ±0.3	1.0	3.0	3.0	
t <sub>W</sub>	MR Pulse Width, LOW	2.7	1.2	7.0	10.0	ns
		3.3 ±0.3	1.0	5.5	7.0	
t <sub>W</sub>	CP Pulse Width	2.7	1.2	7.0	10.0	ns
		3.3 ±0.3	1.0	5.5	7.0	
t <sub>rec</sub>	Recovery Time	2.7	0	3.5	3.5	ns
	MR to CP	3.3 ±0.3	0	2.5	2.5	

# Capacitance

Symbol	Parameter	Тур	Units	Conditions
C <sub>IN</sub>	Input Capacitance	4.5	pF	V <sub>CC</sub> = Open
C <sub>PD</sub> (Note 10)	Power Dissipation	23	pF	V <sub>CC</sub> = 3.3V
	Capacitance			

Note 10: C<sub>PD</sub> is measured at 10 MHz.



#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMI-CONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Fairchild Semiconductor

Fairchild Semiconductor Corporation Americas Customer Response Center Tel: 1-888-522-5372 Fax: 972-910-8036

www.fairchildsemi.com

Fairchild Semiconductor

Farchild Semiconductor

Europe
Fax: +49 (0) 1 80-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 8 141-35-0
English Tel: +44 (0) 1 793-85-68-56
Italy Tel: +39 (0) 2 57 5631

Fairchild Semiconductor Fairchild Semiconductor
Hong Kong Ltd.

8/F Room 808 Empire Centre
68 Mody Road, Tsimshatsui East
Kowloon, Hong Kong
Tel: 852-2722-8338

Fax: 852-2722-8383

Fairchild Semiconductor

Fairchild Semiconductor Japan Ltd. 4F, Natsume BI, 2-18-6 Yushima, Bunkyo-ku, Tokyo 113-0034, Japan Tel: 81-3-3818-8840 Fax: 81-3-3818-8450