

74LVQ241

Low Voltage Octal Buffer/Line Driver with 3-STATE Outputs

General Description

The LVQ241 is an octal buffer and line driver designed to be employed as a memory address driver, clock driver and bus oriented transmitter or receiver which provides improved PC board density.

Features


- Ideal for low power/low noise 3.3V applications
- Implements patented EMI reduction circuitry
- Available in SOIC JEDEC, SOIC EIAJ and QSOP nackages
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Improved latch-up immunity
- Guaranteed incident wave switching into 75Ω
- 4 kV minimum ESD immunity

Ordering Code:


Order Number	Package Number	Package Description					
74LVQ241SC	M20B	20-Lead (0.300" Wide) Molded Small Outline Package, SOIC JEDEC					
74LVQ241SJ	M20D	20-Lead Molded Shrink Small Outline Package, SOIC EIAJ					
74LVQ241QSC	MQA20	20-Lead (0.150" Wide) Molded Shrink Small Outline Package, SSOP JEDEC					

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Logic Symbol



Connection Diagram



Truth Tables

Inp	uts	Outputs
ŌE₁	I _n	(Pins 12, 14, 16, 18)
L	L	L
L	Н	н
Н	Х	z

Inpi	uts	Outputs			
OE ₂	l _n	(Pins 3, 5, 7, 9)			
L	Х	Z			
Н	Н	Н			
Н	L	L			

H = HIGH Voltage Level
X = Immaterial
L = LOW Voltage Level
Z = High Impedance

Pin Descriptions

Pin Names	Description
ŌE₁, OE₂	3-STATE Output Enable Inputs
I ₀ -I ₇	Inputs
O ₀ -O ₇	Outputs

Absolute Maximum Ratings (Note 1)

Supply Voltage (V_{CC})

DC Input Diode Current (I_{IK})

 $\begin{array}{c} \text{V}_{\text{I}} = -0.5 \text{V} & -20 \text{ mA} \\ \text{V}_{\text{I}} = \text{V}_{\text{CC}} + 0.5 \text{V} & +20 \text{ mA} \\ \text{DC Input Voltage (V}_{\text{I}}) & -0.5 \text{V to V}_{\text{CC}} + 0.5 \text{V} \end{array}$

-0.5V to +7.0V

-0.5V to $V_{\rm CC}$ + 0.5V

DC Output Diode Current (I_{OK})

DC Output Voltage (V_O)
DC Output Source

or Sink Current (I_O) ±50 mA

DC V_{CC} or Ground Current

 $(I_{CC} \text{ or } I_{GND})$ $\pm 400 \text{ mA}$ torage Temperature (T_{STG}) $-65^{\circ}\text{C to} +150^{\circ}\text{C}$

Storage Temperature ($T_{\rm STG}$) DC Latch-Up Source or

Sink Current ±300 mA

Recommended Operating Conditions (Note 2)

Minimum Input Edge Rate $\Delta V/\Delta t$

V_{IN} 0.8V to 2.0V

 V_{CC} @ 3.0V 125 mV/ns

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V _{CC} (V)	T _A = +25°C		T _A = -40°C to +85°C	Units	Conditions	
			Тур G		aranteed Limits			
V _{IH}	Minimum High Level	3.0	1.5	2.0	2.0	V	V _{OUT} = 0.1V	
	Input Voltage						or V _{CC} – 0.1V	
V_{IL}	Maximum Low Level	3.0	1.5	0.8	0.8	V	V _{OUT} = 0.1V	
	Input Voltage						or V _{CC} – 0.1V	
V _{OH}	Minimum High Level	3.0	2.99	2.9	2.9	V	I _{OUT} = -50 μA	
	Output Voltage	3.0		2.58	2.48	V	V _{IN} = V _{IL} or V _{IH} (Note 3)	
							I _{OH} = -12 mA	
V _{OL}	Maximum Low Level	3.0	0.002	0.1	0.1	V	I _{OUT} = 50 μA	
	Output Voltage	3.0		0.36	0.44	V	V _{IN} = V _{IL} or V _{IH} (Note 3)	
							I _{OL} = 12 mA	
I _{IN}	Maximum Input	3.6		±0.1	±1.0	μA	V _I = V _{CC} , GND	
	Leakage Current							
I _{OLD}	Minimum Dynamic	3.6			36	mA	V _{OLD} = 0.8V Max (Note 5)	
I _{OHD}	Output Current (Note 4)	3.6			-25	mA	V _{OHD} = 2.0V Min (Note 5)	
I _{CC}	Maximum Quiescent	3.6		4.0	40.0	μA	V _{IN} = V _{CC} or GND	
	Supply Current							
I _{OZ}	Maximum 3-STATE	3.6		±0.25	±2.5	μΑ	V _I (OE) = V _{IL} , V _{IH}	
	Leakage Current						$V_I = V_{CC}$, GND	
							V _O = V _{CC} , GND	
V _{OLP}	Quiet Output	3.3	0.4	0.8		V	(Notes 6, 7)	
	Maximum Dynamic V _{OL}							
V _{OLV}	Quiet Output	3.3	-0.4	-0.8		V	(Notes 6, 7)	
	Minimum Dynamic V _{OL}							
V _{IHD}	Maximum High Level	3.3	1.6	2.0		V	(Notes 6, 8)	
	Dynamic Input Voltage							
V _{ILD}	Maximum Low Level	3.3	1.6	0.8		V	(Notes 6, 8)	
	Dynamic Input Voltage							

Note 3: All outputs loaded; thresholds on input associated with output under test.

 $\textbf{Note 4:} \ \ \text{Maximum test duration 2.0 ms, one output loaded at a time.}$

Note 5: Incident wave switching on transmission lines with impedances as low as 75Ω for commercial temperature range is guaranteed for 74LVQ.

Note 6: Worst case package.

Note 7: Max number of outputs defined as (n). Data Inputs are driven 0V to 3.3V. One output @ GND.

Note 8: Max number of Data Inputs (n) switching. n-1 Inputs switching 0V to 3.3V. Input-under-test switching: 3.3V to threshold (V_{ILD}), 0V to threshold (V_{IHD}), f = 1 MHz.

AC Electrical Characteristics


	Parameter	V _{CC} (V)	T _A = +25°C C _L = 50 pF			$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $C_L = 50 \text{ pF}$		
Symbol								Units
			Min	Тур	Max	Min	Max	
t _{PHL}	Propagation Delay	2.7	2.0	7.8	12.7	2.0	14.0	ns
t _{PLH}	Data to Output	3.3 ±0.3	2.0	6.5	9.0	2.0	9.5	
t _{PZL}	Output Enable Time	2.7	2.5	9.6	18.3	2.5	19.0	ns
t _{PZH}		3.3 ±0.3	2.5	8.0	13.0	2.5	13.5	
t _{PHZ}	Output Disable Time	2.7	1.0	10.2	20.4	1.0	21.0	ns
t_{PLZ}		3.3 ±0.3	1.0	8.5	14.5	1.0	15.0	
t _{OSHL}	Output to Output	2.7		1.0	1.5		1.5	ns
toslh	Skew Data to Output (Note 9)	3.3 ±0.3		1.0	1.5		1.5	

Note 9: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (t_{OSHL}) or LOW to HIGH (t_{OSLH}). Parameter guaranteed by design.

Capacitance

Symbol	Symbol Parameter		Units	Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = Open
C _{PD} (Note 10)	Power Dissipation Capacitance	70	pF	V _{CC} = 3.3V

Note 10: C_{PD} is measured at 10 MHz.



Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 0.341 ± 0.003 -A-0.040 ± 0.005 0.152 ± 0.003(TOP) 0.154 ± 0.003(BOT) 0.050 ± 0.005 Ø 0.030 ± 0.002 0.057 ± 0.002 0.026 ± 0.002 -0.058 ± 0.002 -45° X 0.015 0.063 ± 0.005 TYP 0.010 0.007 TYP □ 0.004 _5°±3° TYP 0.026 ± 0.002 TYF 0.025 TYP 0.006 ± 0.002 TYP SEATING PLANE

20-Lead (0.150" Wide) Molded Shrink Small Outline Package, SSOP JEDEC (also known as QSOP) Package Number MQA20

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DE-VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMI-CONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Fairchild Semiconductor Corporation
Americas
Customer Response Center
Tel: 1-888-522-5372

www.fairchildsemi.com

Fairchild Semiconductor

0.010 ± 0.002 TYP -

→ 0.007 M C A S

Europe
Fax: +49 (0) 1 80-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 8 141-35-0
English Tel: +44 (0) 1 793-85-68-56
Italy Tel: +39 (0) 2 57 5631

Fairchild Semiconductor

Fairchild Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: +852 2737-7200 Fax: +852 2314-0061

National Semiconductor Japan Ltd.
Tel: 81-3-5620-6175
Fax: 81-3-5620-6179

MQA20 (REV A)