

74LVQ273

Low Voltage Octal D-Type Flip-Flop

General Description

The LVQ273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset ($\overline{\text{MR}}$) input load and reset (clear) all flip-flops simultaneously.

The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output.

All outputs will be forced LOW independently of Clock or Data inputs by a LOW voltage level on the MR input. The device is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.

Features


- Ideal for low power/low noise 3.3V applications
- Implements patented EMI reduction circuitry
- Available in SOIC JEDEC, SOIC EIAJ and QSOP
- packages
 Guaranteed simultaneous switching noise level and dynamic threshold performance
- Improved latch-up immunity
- Guaranteed incident wave switching into 75Ω
- 4 kV minimum ESD immunity


Ordering Code:

			_
Order Number	Package Number	Package Description	
74LVQ273SC	M20B	20-Lead (0.300" Wide) Molded Small Outline Package, SOIC JEDEC	
74LVQ273SJ	M20D	20-Lead Shrink Molded Small Outline Package, SOIC EIAJ	1
74LVQ273QSC	MQA20	20-Lead (0.150" Wide) Molded Shrink Small Outline Package, SSOP JEDEC	

Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.







Connection Diagram

 $\begin{array}{c|c} \textbf{Pin Assignment for SOIC and QSOP} \\ \hline \textbf{MR} & 1 & 20 & \textbf{V_{CC}} \\ \textbf{Q}_0 & 2 & 19 & \textbf{Q}_7 \\ \textbf{Q}_0 & 3 & 18 & \textbf{D}_7 \\ \textbf{D}_1 & 4 & 17 & \textbf{D}_6 \\ \textbf{Q}_1 & 5 & 16 & \textbf{Q}_6 \\ \textbf{Q}_2 & 7 & 14 & \textbf{D}_5 \\ \textbf{D}_2 & 7 & 14 & \textbf{D}_5 \\ \textbf{D}_3 & 8 & 13 & \textbf{D}_4 \\ \textbf{Q}_3 & 9 & 12 & \textbf{Q}_4 \\ \textbf{Q}_0 & 10 & 11 & \textbf{CP} \end{array}$

Pin Descriptions

Pin Names	Description			
$D_0 - D_7$ MR	Data Inputs			
MR	Master Reset			
CP	Clock Pulse Input			
Q ₀ -Q ₇	Data Outputs			

© 1998 Fairchild Semiconductor Corporation DS011358

www.fairchildsemi.com

April 1998

Absolute Maximum Ratings (Note 1)

Supply Voltage (V _{CC})	-0.5V to +7.0V
DC Input Diode Current (I_{IK}) V _I = -0.5V	–20 mA
$V_{I} = V_{CC} + 0.5V$	+20 mA
DC Input Voltage (V _I)	-0.5V to V _{CC} + 0.5V
DC Output Diode Current (I _{OK})	
$V_{O} = -0.5V$	–20 mA
$V_{O} = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V _O)	–0.5V to V _{CC} + 0.5V
DC Output Source	
or Sink Current (I _O)	±50 mA
DC V _{CC} or Ground Current	
(I _{CC} or I _{GND})	±400 mA
Storage Temperature (T _{STG})	-65°C to +150°C
DC Latch-up Source or	
Sink Current	±300 mA

Recommended Operating Conditions (Note 2)

Supply Voltage (V _{CC})	2.0V to 3.6V					
Input Voltage (V _I)	0V to V _{CC}					
Output Voltage (V _O)	0V to V _{CC}					
Operating Temperature (T _A)	-40°C to +85°C					
Minimum Input Edge Rate $\Delta V/\Delta t$						
V _{IN} from 0.8V to 2.0V						
V _{CC} @ 3.0V	125 mV/ns					
Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be op- erated at these limits. The parametric values defined in the Electrical Charac- teristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for ac- tual device operation.						

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	Vcc	T _A = +25°C		T _A = -40°C to +85°C	Units	Conditions	
		(V)	Тур	Guaranteed Limits				
VIH	Minimum High Level	3.0	1.5	2.0	2.0	V	$V_{OUT} = 0.1V$	
	Input Voltage						or V _{CC} – 0.1V	
VIL	Maximum Low Level	3.0	1.5	0.8	0.8	V	$V_{OUT} = 0.1V$	
	Input Voltage						or $V_{CC} - 0.1V$	
V _{OH}	Minimum High Level	3.0	2.99	2.9	2.9	V	I _{OUT} = -50 μA	
	Output Voltage	3.0		2.58	2.48	V	V _{IN} = V _{IL} or V _{IH} (Note 3)	
							I _{OH} = -12 mA	
V _{OL}	Maximum Low Level	3.0	0.002	0.1	0.1	V	I _{OUT} = 50 μA	
	Output Voltage	3.0		0.36	0.44	V	V _{IN} = V _{IL} or V _{IH} (Note 3)	
							I _{OL} = 12 mA	
I _{IN}	Maximum Input	3.6		±0.1	±1.0	μΑ	$V_I = V_{CC}, GND$	
	Leakage Current							
I _{OLD}	Minimum Dynamic	3.6			36	mA	V _{OLD} = 0.8V Max (Note 5)	
I _{OHD}	Output Current (Note 4)	3.6			-25	mA	V _{OHD} = 2.0V Min (Note 5)	
I _{CC}	Maximum Quiescent	3.6		4.0	40.0	μA	V _{IN} = V _{CC} or GND	
	Supply Current							
V _{OLP}	Quiet Output	3.3	0.4	0.8		V	(Notes 6, 7)	
	Maximum Dynamic V _{OL}							
V _{OLV}	Quiet Output	3.3	-0.3	-0.8		V	(Notes 6, 7)	
	Minimum Dynamic V _{OL}							
V _{IHD}	Maximum High Level	3.3	1.7	2.0		V	(Notes 6, 8)	
	Dynamic Input Voltage							
V _{ILD}	Maximum Low Level	3.3	1.6	0.8		V	(Notes 6, 8)	
	Dynamic Input Voltage							

Note 3: All outputs loaded; thresholds on input associated with output under test.

Note 4: Maximum test duration 2.0 ms, one output loaded at a time.

Note 5: Incident wave switching on transmission lines with impedances as low as 75Ω for commercial temperature range is guaranteed for. Note 6: Worst case package.

Note 7: Max number of outputs defined as (n). Data Inputs are driven 0V to 3.3V; one output at GND.

Note 8: Max number of Data Inputs (n) switching. (n – 1) inputs switching 0V to 3.3V. Input-under-test switching: 3.3V to threshold (V_{ILD}), 0V to threshold (V_{IHD}), f = 1 MHz.

www.fairchildsemi.com

AC Electrical Characteristics								
				T _A = +25°C		T _A = -40°	C to +85°C	
Symbol	Parameter	V _{cc} (V)	$C_L = 50 \text{ pF}$			C _L = 50 pF		Units
			Min	Тур	Max	Min	Max	
f _{max}	Maximum Clock	2.7	50			45		MHz
	Frequency	3.3 ±0.3	90			75		
t _{PLH}	Propagation Delay	2.7	4.0	9.6	17.6	3.0	20.0	ns
	CP to Q _n	3.3 ±0.3	4.0	8.0	12.5	3.0	14.0	
t _{PHL}	Propagation Delay	2.7	4.0	10.2	18.3	3.5	20.5	ns
	CP to Q _n	3.3 ±0.3	4.0	8.5	13.0	3.5	14.5	
t _{PHL}	Propagation Delay	2.7	4.0	10.2	18.3	3.5	20.0	ns
	MR to Qn	3.3 ±0.3	4.0	8.5	13.0	3.5	14.0	
t _{OSHL}	Output to Output	2.7		1.0	1.5		1.5	ns
t _{OSLH}	Skew (Note 9)	3.3 ±0.3		1.0	1.5		1.5	

Note 9: Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs within the same packaged device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (t_{OSHL}) or LOW to HIGH (t_{OSLH}). Parameter guaranteed by design. Not tested.

AC Operating Requirements


Symbol	Parameter	V _{cc} (V)	$T_A = +25^{\circ}C$ $C_L = 50 \text{ pF}$		T _A = -40°C to +85°C C _L = 50 pF	Units
			Typ Guar		ranteed Minimum]
t _S	Setup Time, HIGH or LOW	2.7		6.5	8.5	ns
	D _n to CP	3.3 ±0.3		5.0	6.0	
t _H	Hold Time, HIGH or LOW	2.7		0.0	0.0	ns
	D _n to CP	3.3 ±0.3		0.0	0.0	
t _W	Clock Pulse Width	2.7		7.0	8.5	ns
	HIGH or LOW	3.3 ±0.3		5.5	6.0	
t _W	MR Pulse Width	2.7		7.0	8.5	ns
	HIGH or LOW	3.3 ±0.3		5.5	6.0	
t _W	Recovery Time	2.7		5.0	6.5	ns
	MR to CP	3.3 ±0.3		4.0	4.5	


Capacitance

Symbol	Parameter	Тур	Units	Conditions		
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = Open		
C _{PD} (Note 10)	Power Dissipation Capacitance	35	pF	V _{CC} = 3.3V		

Note 10: C_{PD} is measured at 10 MHz.

www.fairchildsemi.com





www.fairchildsemi.com

