

## 74LVQ74

# Low Voltage Dual D-Type Positive Edge-Triggered Flip-Flop

#### **General Description**

The LVQ74 is a dual D-type flip-flop with Asynchronous Clear and Set inputs and complementary  $(Q,\,\overline{Q})$  outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. After the Clock Pulse input threshold voltage has been passed, the Data input is locked out and information present will not be transferred to the outputs until the next rising edge of the Clock Pulse input.

Asynchronous Inputs:

LOW input to  $\overline{S}_D$  (Set) sets Q to HIGH level

LOW input to  $\overline{C}_D$  (Clear) sets Q to LOW level Clear and Set are independent of clock Simultaneous LOW on  $\overline{C}_D$  and  $\overline{S}_D$  makes both Q and  $\overline{Q}$ 

#### **Features**


- Ideal for low power/low noise 3.3V applications
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed pin-to-pin skew AC performance
- lacksquare Guaranteed incident wave switching into 75 $\Omega$


#### **Ordering Code:**


Order Number	der Number Package Number Package Description				
74LVQ74SC	M14A	14-Lead (0.150" Wide) Molded Small Outline Integrated Circuit, SOIC JEDEC			
74LVQ74SJ	M14D	14-Lead Molded Small Outline Package, SOIC EIAJ			

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

## **Logic Symbols**








## **Connection Diagram**

# Pin Assignment for SOIC JEDEC and EIAJ



# **Pin Descriptions**


Pin Names	Description
D <sub>1</sub> , D <sub>2</sub>	Data Inputs
CP <sub>1</sub> , CP <sub>2</sub>	Clock Pulse Inputs
$\overline{C}_{D1}, \overline{C}_{D2}$	Direct Clear Inputs
$\overline{S}_{D1}$ , $\overline{S}_{D2}$	Direct Set Inputs
$Q_1, \overline{Q}_1, Q_2, \overline{Q}_2$	Outputs

# **Truth Table**

	Inpu	Outputs			
$\overline{S}_D$		СР	D	Q	Q
L	Н	Х	Х	Н	L
Н	L	Х	Х	L	Н
L	L	Х	Х	Н	Н
Н	Н	~	Н	Н	L
Н	Н	~	L	L	Н
Н	Н	L	Х	$Q_0$	$\overline{Q}_0$

 $H = \text{HIGH Voltage Level} \\ L = \text{LOW Voltage Level} \\ X = \text{Immaterial} \\ \checkmark = \text{LOW-to-HIGH Clock Transition} \\ O_0(\overline{Q}_0) = \text{Previous Q}(\overline{Q}) \text{ before LOW-to-HIGH Transition of Clock} \\ \end{cases}$ 

# **Logic Diagram**



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

## **Absolute Maximum Ratings** (Note 1)

Supply Voltage (V<sub>CC</sub>)

DC Input Diode Current (IIK)

 $V_1 = -0.5V$ -20 mA  $V_{I} = V_{CC} + 0.5V$ +20 mA -0.5V to  $V_{\rm CC}$  + 0.5V

-0.5V to +7.0V

±100 mA

DC Input Voltage (V<sub>I</sub>) DC Output Diode Current (I<sub>OK</sub>)

 $V_{\rm O} = -0.5 V$ -20 mA  $V_{\rm O} = V_{\rm CC} + 0.5V$ +20 mA

DC Output Voltage (Vo) -0.5V to to V $_{\rm CC}$  + 0.5V

DC Output Source

or Sink Current (I<sub>O</sub>) ±50 mA

DC V<sub>CC</sub> or Ground Current

±200 mA  $(I_{\rm CC} \mbox{ or } I_{\rm GND})$ -65°C to +150°C

Storage Temperature  $(T_{STG})$ DC Latch-Up Source or

Sink Current

## **Recommended Operating** Conditions (Note 2)

Supply Voltage (V<sub>CC</sub>) 2.0V to 3.6V Input Voltage (V<sub>I</sub>) 0V to  $V_{\text{CC}}$ 0V to V<sub>CC</sub> Output Voltage (V<sub>O</sub>) Operating Temperature (T<sub>A</sub>) -40°C to +85°C

Minimum Input Edge Rate (ΔV/Δt)

 $V_{\text{IN}}$  from 0.8V to 2.0V

V<sub>CC</sub> @ 3.0V 125 mV/ns

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteritics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

#### **DC Electrical Characteristics**

Symbol	Parameter	V <sub>CC</sub> (V)	/) I <sub>A</sub> = +25 C		<u> </u>	Units	Conditions	
			Тур	Typ Guaranteed Limits				
$V_{IH}$	Minimum High Level	3.0	1.5	2.0	2.0	V	V <sub>OUT</sub> = 0.1V	
							or V <sub>CC</sub> – 0.1V	
V <sub>IL</sub>	Maximum Low Level	3.0	1.5	0.8	0.8	V	V <sub>OUT</sub> = 0.1V	
	Input Voltage						or V <sub>CC</sub> – 0.1V	
V <sub>OH</sub>	Minimum High Level	3.0	2.99	2.9	2.9	V	I <sub>OUT</sub> = -50 μA	
	Output Voltage	3.0		2.58	2.48	V	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> (Note 3)	
							I <sub>OH</sub> = -12 mA	
V <sub>OL</sub>	Maximum Low Level Output Voltage	3.0	0.002	0.1	0.1	V	I <sub>OUT</sub> = 50 μA	
		3.0		0.36	0.44	V	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> (Note 3)	
							I <sub>OL</sub> = 12 mA	
I <sub>IN</sub>	Maximum Input Leakage Current	3.6		±0.1	±1.0	μA	V <sub>I</sub> = V <sub>CC</sub> , GND	
I <sub>OLD</sub>	Minimum Dynamic (Note 4)	3.6			36	mA	V <sub>OLD</sub> = 0.8V Max (Note 5)	
I <sub>OHD</sub>	Output Current	3.6			-25	mA	V <sub>OHD</sub> = 2.0V Min (Note 5)	
Icc	Maximum Quiescent	3.6		2.0	20.0	μΑ	V <sub>IN</sub> = V <sub>CC</sub>	
	Supply Current						or GND	
V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>	3.3	0.2	0.8		V	(Notes 6, 7)	
V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	3.3	-0.2	-0.8		V	(Notes 6, 7)	
V <sub>IHD</sub>	Maximum High Level Dynamic Input Voltage	3.3	1.7	2.0		V	(Notes 6, 8)	
V <sub>ILD</sub>	Maximum Low Level Dynamic Input Voltage	3.3	1.6	0.8		V	(Notes 6, 8)	

Note 3: All outputs loaded; thresholds on input associated with output under test.

Note 4: Maximum test duration 2.0 ms, one output loaded at a time.

Note 5: Incident wave switching on transmission lines with impedances as low as 75Ω for commercial temperature range is guaranteed for 74LVQ.

Note 6: Worst case package.

Note 7: Max number of outputs defined as (n). Data inputs are driven 0V to 3.3V; one output at GND.

 $\textbf{Note 8:} \ \ \text{Max number of Data Inputs (n) switching. (n-1) inputs switching 0V to 3.3V. Input-under-test switching: 3.3V to threshold (V_{ILD}), 0V t$  $(V_{IHD})$ , f = 1 MHz.

# **AC Electrical Characteristics**

Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF			T <sub>A</sub> = -40°C to +85°C C <sub>L</sub> = 50 pF		Units
			Min	Тур	Max	Min	Max	
f <sub>max</sub>	Maximum Clock	2.7	50	100		40		MHz
	Frequency	3.3 ±0.3	100	125		95		
t <sub>PLH</sub>	Propagation Delay	2.7	3.5	9.6	16.9	3.5	19.0	ns
	$\overline{C}_{Dn}$ or $\overline{S}_{Dn}$ to $Q_n$	3.3 ± 0.3	3.5	8.0	12.0	2.5	13.0	
t <sub>PHL</sub>	Propagation Delay	2.7	4.0	12.6	16.9	3.5	19.0	ns
	$\overline{C}_{Dn}$ or $\overline{S}_{Dn}$ to $Q_n$	3.3 ±0.3	4.0	10.5	12.0	3.5	13.5	
t <sub>PLH</sub>	Propagation Delay	2.7	4.5	9.6	19.0	4.0	23.0	ns
	$CP_n$ to $Q_n$ or $\overline{Q}_n$	3.3 ±0.3	4.5	8.0	13.5	4.0	16.0	
t <sub>PHL</sub>	Propagation Delay	2.7	3.5	9.6	19.7	3.5	21.0	ns
	$CP_n$ to $Q_n$ or $\overline{Q}_n$	3.3 ±0.3	3.5	8.0	14.0	3.5	14.5	
toshl	Output to Output Skew (Note 9)	2.7		1.0	1.5		1.5	ns
toslh	Data to Output	3.3 ±0.3		1.0	1.5		1.5	

Note 9: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (t<sub>OSHL</sub>) or LOW to HIGH (t<sub>OSLH</sub>). Parameter guaranteed by design.

# **AC Operating Requirements**


Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF		T <sub>A</sub> = -40°C to +85°C C <sub>L</sub> = 50 pF	Units	
			Тур	Guar	anteed Minimum		
t <sub>S</sub>	Set-up Time, HIGH or LOW	2.7	1.8	5.0	6.5	ns	
		3.3 ±0.3	1.5	4.0	4.5		
t <sub>H</sub>	Hold Time, HIGH or LOW	2.7	-2.4	0.5	0.5	ns	
	D <sub>n</sub> to CP <sub>n</sub>	3.3 ±0.3	-2.0	0.5	0.5		
t <sub>W</sub>	Pulse Width	2.7	3.6	7.0	10.0	ns	
		3.3 ±0.3	3.0	5.5	7.0		
t <sub>rec</sub>	Recovery Time	2.7	-3.0	0	0	ns	
		3.3 ±0.3	-2.5	0	0		


# Capacitance


Symbol	Parameter	Тур	Units	Conditions	
C <sub>IN</sub>	Input Capacitance	4.5	pF	V <sub>CC</sub> = Open	
C <sub>PD</sub> (Note 10)	Power Dissipation Capacitance	25	pF	V <sub>CC</sub> = 3.3V	

Note 10: C<sub>PD</sub> is measured at 10 MHz.









14-Lead (0.150" Wide) Molded Small Outline Integrated Circuit, JEDEC (SC)
Package Number M14A

# Physical Dimensions inches (millimeters) unless otherwise noted (Continued) $\frac{0.295-0.319}{(7.5-8.1)}$ $\frac{0.205-0.213}{(5.2-5.4)}$ 0.394-0.402 0.067-0.083 0°-8° TYF 0.006 (0.15) $(\frac{0.049}{(1.25)} \text{ TYP})$ SEATING PLANE 0.050 TYP 0.000-0.010 $\frac{0.016-0.031}{(0.4-0.8)}$ TYP M14D (REV B) 14-Lead Molded Small Outline Package, EIAJ (SJ) Package Number M14D

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DE-VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMI-CONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

# Fairchild Semiconductor Corporation Americas Customer Response Tel: 1-888-522-5372 Fax: 972-910-8036

Fairchild Semiconductor

Fairchild Semiconductor
Hong Kong Ltd.

8/F Room 808 Empire Centre
68 Mody Road, Tsimshatsui East
Kowloon, Hong Kong
Tel: 852-2722-8338

Fairchild Semiconductor

Fax: 852-2722-8383

Fairchild Semiconductor Fairchild Semiconductor Japan Ltd. 4F, Natsume Bl, 2-18-6 Yushima, Bunkyo-ku, Tokyo 113-0034, Japan Tel: 81-3-3818-8840 Fax: 81-3-3818-8450

www.fairchildsemi.com