FAIRCHILD

SEMICONDUCTOR

June 1993 Revised March 1999

74LVX573 Low Voltage Octal Latch with 3-STATE Outputs

General Description

The LVX573 is a high-speed octal latch with buffered common Latch Enable (LE) and buffered common Output Enable (\overline{OE}) inputs. The LVX573 is functionally identical to the LVX373 but with inputs and outputs on opposite sides of the package. The inputs tolerate up to 7V allowing interface of 5V systems to 3V systems.

Features


- Input voltage translation from 5V to 3V
- Ideal for low power/low noise 3.3V applications
- Guaranteed simultaneous switching noise level and dynamic threshold performance

Ordering Code:

74LVX573M M20B 20-Lead Small Outline Integrated Circuit (SOIC), JEDI 74LVX573SJ M20D 20-Lead Small Outline Package (SOP), EIAJ TYPE II,	
74LVX573SJ M20D 20-Lead Small Outline Package (SOP), EIAJ TYPE II,	CMS-013, 0.300" Wide
	.3mm Wide
74LVX573MTC MTC20 20-Lead Thin Shrink Small Outline Package (TSSOP)	EDEC MO-153, 4.4mm Wide


Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Logic Symbols



Connection Diagram

OE -		20	-v _{cc}
D ₀ —	2	19	- 0 ₀
D ₁ —	3	18	— 0 ₁
D ₂ —	4	17	- 0 ₂
D3 -	5	16	-0 ₃
D4 —	6	15	-0 ₄
D ₅ —	7	14	-0 ₅
D ₆ —	8	13	-0 ₆
D ₇ —	9	12	-0 ₇
GND —	10	11	- LE



Pin Descriptions

Pin Names	Description
D ₀ –D ₇	Data Inputs
LE	Latch Enable Input
OE	3-STATE Output Enable Input
O ₀ -O ₇	3-STATE Latch Outputs

© 1999 Fairchild Semiconductor Corporation DS011616.prf

74LVX573

Functional Description

The LVX573 contains eight D-type latches. When the enable (LE) input is HIGH, data on the D_n inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW the latches store the information that was present on the D inputs a setup time preced-ing the HIGH-to-LOW transition of LE. The <u>3-STATE</u> buffers are controlled by the Output Enable (\overline{OE}) input. When \overline{OE} is LOW, the buffers are enabled. When \overline{OE} is HIGH the buffers are in the high impedance mode but this does not interfere with entering new data into the latches.


Truth Table

	Inputs				
OE	LE	D	On		
L	н	н	н		
L	н	L	L		
L	L	х	O ₀		
н	х	х	Z		

H = HIGH Voltage L = LOW Voltage

Z = High Impedance X = Immaterial

 $O_0 = Previous O_0$ before HIGH-to-LOW transition of Latch Enable



Absolute Maximum Ratings(Note 1)

	-
Supply Voltage (V _{CC})	-0.5V to +7.0V
DC Input Diode Current (I _{IK})	
$V_{I} = -0.5V$	–20 mA
DC Input Voltage (VI)	-0.5V to 7V
DC Output Diode Current (I _{OK})	
$V_{O} = -0.5V$	–20 mA
$V_O = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V _O)	$-0.5V$ to $V_{CC} + 0.5V$
DC Output Source	
or Sink Current (I _O)	±25 mA
DC V _{CC} or Ground Current	
(I _{CC} or I _{GND})	±75 mA
Storage Temperature (T _{STG})	-65°C to +150°C
Power Dissipation	180 mW

Recommended Operating Conditions (Note 2)

Supply Voltage (V _{CC})	2.0V to 3.6V
Input Voltage (V _I)	0V to 5.5V
Output Voltage (V _O)	0V to V _{CC}
Operating Temperature (T _A)	$-40^{\circ}C$ to $+85^{\circ}C$
Input Rise and Fall Time ($\Delta t/\Delta V$)	0 ns/V to 100 ns/V

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V _{cc}		$T_A = +25^{\circ}C$;	$T_A = -40^\circ$	C to +85°C	Units	Condit	tions	
Symbol	Faranteler	•cc	Min Typ		Max	Min	Max	Units	Condi	lions	
VIH	HIGH Level	2.0	1.5			1.5					
	Input Voltage	3.0	2.0			2.0		V			
		3.6	2.4			2.4					
VIL	LOW Level	2.0			0.5		0.5				
	Input Voltage	3.0			0.8		0.8	V			
		3.6			0.8		0.8				
V _{OH}	HIGH Level	2.0	1.9	2.0		1.9			$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -50 \ \mu A$	
	Output Voltage	3.0	2.9	3.0		2.9		V		$I_{OH} = -50 \ \mu A$	
		3.0	2.58			2.48				$I_{OH} = -4 \text{ mA}$	
V _{OL}	LOW Level	2.0		0.0	0.1		0.1		$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 50 \ \mu A$	
	Output Voltage	3.0		0.0	0.1		0.1	V		$I_{OL} = 50 \ \mu A$	
		3.0			0.36		0.44			$I_{OL} = 4 \text{ mA}$	
I _{OZ}	3-STATE Output	3.6			±0.25		±2.5	μΑ	$V_{IN} = V_{IH} \text{ or } V_{IL}$		
	Off-State Current								$V_{OUT} = V_{CC}$ or G	GND	
I _{IN}	Input Leakage Current	3.6			±0.1		±1.0	μΑ	V _{IN} = 5.5V or GND		
I _{CC}	Quiescent Supply Current	3.6			4.0		40.0	μΑ	V _{IN} = V _{CC} or GN	ID	

Noise Characteristics (Note 3)

Symbol	Parameter	V _{cc}	T _A =	25°C	Units	C _L (pF)	
Cymbol	i didileter	(V)	Тур	Limit	onito		
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	3.3	0.5	0.8	V	50	
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	3.3	-0.5	-0.8	V	50	
V _{IHD}	Minimum HIGH Level Dynamic Input Voltage	3.3		2.0	V	50	
V _{ILD}	Maximum LOW Level Dynamic Input Voltage			0.8	V	50	

Note 3: (Input t_r = t_f = 3ns)

74LVX573

AC Electrical Charac	teristics
no Elocaronarao	

Symbol	Denemates	V _{cc}		$T_{A} = +25^{\circ}C$ $T_{A} = -40^{\circ}C$		C to +85°C	Units	Conditions	
Symbol	Parameter	(V)	Min	Тур	Max	Min	Max	Units	Conditions
t _{PLH}	Propagation	2.7		7.6	14.5	1.0	17.5		C _L = 15 pF
t _{PHL}	Delay Time			10.1	18.0	1.0	21.0	ns	C _L = 50 pF
	D _n to O _n	3.3 ± 0.3		5.9	9.3	1.0	11.0	115	C _L = 15 pF
				8.4	12.8	1.0	14.5		$C_L = 50 \text{ pF}$
t _{PLH}	Propagation	2.7		8.2	15.6	1.0	18.5		C _L = 15 pF
t _{PHL}	Delay Time			10.7	19.1	1.0	22.0	ns	$C_L = 50 \text{ pF}$
	LE to O _n	3.3 ± 0.3		6.4	10.1	1.0	12.0	115	C _L = 15 pF
				8.9	13.6	1.0	15.5		$C_L = 50 \text{ pF}$
t _{PZL}	3-STATE Output	2.7		7.8	15.0	1.0	18.5		$C_{L} = 15 \text{ pF}, R_{L} = 1 \text{ ks}$
t _{PZH}	Enable Time			10.3	18.5	1.0	22.0	ns	$C_L = 50 \text{ pF}, R_L = 1 \text{ ks}$
		3.3 ± 0.3		6.1	9.7	1.0	12.0	113	$C_L = 15 \text{ pF}, R_L = 1 \text{ ks}$
				8.6	13.2	1.0	15.5		$C_L = 50 \text{ pF}, R_L = 1 \text{ ks}$
t _{PLZ}	3-STATE Output	2.7		12.1	19.1	1.0	22.0	ns	$C_L = 50 \text{ pF}, R_L = 1 \text{ ks}$
t _{PHZ}	Disable Time	3.3 ± 0.3		10.1	13.6	1.0	15.5	113	$C_{L} = 50 \text{ pF}, R_{L} = 1 \text{ km}$
t _W	LE Pulse	2.7	6.5			7.5		ns	
	Width	3.3 ± 0.3	5.0			5.0		110	
t _S	Setup Time	2.7	5.0			5.0		ns	
	D _n to LE	3.3 ± 0.3	3.5			3.5		113	
t _H	Hold Time	2.7	1.5			1.5		ns	
	D _n to LE	3.3 ± 0.3	1.5			1.5		115	


Note 4: Parameter guaranteed by design. $t_{OSLH} = |t_{PLHm} - t_{PLHn}|$, $t_{OSHL} = |t_{PHLm} - t_{PHLn}|$.


Capacitance

Symbol	Parameter		T _A = +25°C		$T_A = -40^{\circ}$	Units	
Gymbol	i al ameter	Min	Тур	Max	Min	Max	onita
CIN	Input Capacitance		4	10		10	pF
C _{OUT}	Output Capacitance		6				pF
C _{PD}	Power Dissipation		27				pF
	Capacitance (Note 5)						

Note 5: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation: $I_{CC(opr.)} = \frac{C_{PD} \times V_{CC} \times f_{IN} + I_{CC}}{8 \text{ (per latch)}}$





Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.