

October 1997 Revised April 1999

74VCX16374

Low Voltage 16-Bit D-Type Flip-Flop with 3.6V Tolerant Inputs and Outputs

General Description

The VCX16374 contains sixteen non-inverting D-type flipflops with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. A buffered clock (CP) and output enable $(\overline{\text{OE}})$ are common to each byte and can be shorted together for full 16-bit operation.

The 74VCX16374 is designed for low voltage (1.65V to 3.6V) V_{CC} applications with I/O compatibility up to 3.6V.

The 74VCX16374 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

Features

- 1.65V-3.6V V_{CC} supply operation
- 3.6V tolerant inputs and outputs
- t_{PC}
 - 3.0 ns max for 3.0V to 3.6V $\rm V_{CC}$ 3.9 ns max for 2.3V to 2.7V $\rm V_{CC}$
 - 7.8 ns max for 1.65V to 1.95V V_{CC}
- Power-off high impedance inputs and outputsSupports live insertion and withdrawal (Note 1)
- Static Drive (I_{OH}/I_{OL})
 - ±24 mA @ 3.0V V_{CC}
 - ± 18 mA @ 2.3V $V_{\mbox{\footnotesize CC}}$
 - ± 6 mA @ 1.65V V_{CC}
- Uses patented noise/EMI reduction circuitry
- Latch-up performance exceeds 300 mA
- ESD performance:

Human body model > 2000V


Machine model > 200V

Note 1: To ensure the high-impedance state during power up or power down, $O\overline{E}$ should be tied to V_{CC} through a pull-up resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

Ordering Code:

Order Number	Package Number	Package Descriptions			
74VCX16374MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide			
Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.					

Logic Symbol



Pin Descriptions

Pin Names	Description
OE n	Output Enable Input (Active LOW)
CP _n	Clock Pulse Input
I ₀ -I ₁₅	Inputs
O ₀ -O ₁₅	Outputs

Connection Diagram

	_	. ,		
OE ₁ —	1	\cup	48	— CР ₁
o ₀ —	2		47	— I ₀
01 —	3		46	— I ₁
GND -	4		45	— GND
02 —	5		44	— I ₂
03 -	6		43	— I ₃
v _{cc} -	7		42	— v _{cc}
04 —	8		41	— I₄
05 -	9		40	— I ₅
GND -	10		39	— GND
06 -	11		38	— I ₆
07 -	12		37	- 1 ₇
08 —	13		36	— I ₈
o ₉ —	14		35	— I ₉
GND -	15		34	— GND
010	16		33	- I ₁₀
011	17		32	- I ₁₁
v _{cc} -	18		31	— v _{cc}
012	19		30	- I ₁₂
013 —	20		29	— I _{1 3}
GND -	21		28	— GND
014 —	22		27	— I ₁₄
015	23		26	— I ₁₅
ŌĒ ₂ —	24		25	— CP ₂
				ı

Truth Tables

	Inputs		Outputs
CP ₁	OE ₁	I ₀ –I ₇	00-07
~	L	Н	Н
~	L	L	L
L	L	X	O ₀
X	Н	Χ	Z

	Outputs		
CP ₂	OE ₂	I ₈ –I ₁₅	O ₈ -O ₁₅
~	L	Н	Н
~	L	L	L
L	L	Х	O ₀
Х	Н	Х	Z


- = HIGH Voltage Level
- H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Immaterial (HIGH or LOW, inputs may not float)
 Z = High Impedance
 O₀ = Previous O₀ before HIGH-to-LOW of CP


Functional Description

The 74VCX16374 consists of sixteen edge-triggered flipflops with individual D-type inputs and 3-STATE true outputs. The device is byte controlled with each byte functioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation.

Each clock has a buffered clock and buffered Output Enable common to all flip-flops within that byte. The description which follows applies to each byte. Each flipflop will store the state of their individual I inputs that meet the setup and hold time requirements on the $LO\underline{W}$ -to-HIGH Clock (\overline{CP}_n) transition. With the Output Enable (\overline{OE}_n) LOW, the contents of the flip-flops are available at the outputs. When $\overline{\text{OE}}_{\text{n}}$ is HIGH, the outputs go to the high impedance state. Operations of the $\overline{\text{OE}}_n$ input does not affect the state of the flip-flops.

Logic Diagram





Please note that this diagram is provided only for the understanding of logic

Absolute Maximum Ratings(Note 2)

 $\label{eq:supply Voltage VCC} \mbox{Supply Voltage (V}_{\mbox{CC}} \mbox{ } -0.5\mbox{V to } +4.6\mbox{V} \mbox{} \\ \mbox{DC Input Voltage (V}_{\mbox{I}}) \mbox{ } -0.5\mbox{V to } +4.6\mbox{V} \mbox{} \\ \mbox{} \mbox{} -0.5\mbox{V to } +4.6\mbox{V} \mbox{} \\ \mbox{} \mbox{}$

Output Voltage (V_O)

DC Output Diode Current (I_{OK})

 $V_{O} < 0V$ —50 mA $V_{O} > V_{CC}$ +50 mA

DC Output Source/Sink Current

 (I_{OH}/I_{OL}) ±50 mA

DC V_{CC} or GND Current per

Supply Pin (I_{CC} or GND) ±100 mA

Storage Temperature Range (T_{STG}) $-65^{\circ}C$ to $+150^{\circ}C$

Recommended Operating Conditions (Note 4)

Power Supply

 Operating
 1.65V to 3.6V

 Data Retention Only
 1.2V to 3.6V

 Input Voltage
 -0.3V to +3.6V

Output Voltage (V_O)

Output in Active States $0V \text{ to } V_{CC}$ Output in "OFF" State 0.0V to 3.6V

Output Current in I_{OH}/I_{OL}

 $\begin{array}{lll} \mbox{V}_{CC} = 3.0 \mbox{V to } 3.6 \mbox{V} & \pm 24 \mbox{ mA} \\ \mbox{V}_{CC} = 2.3 \mbox{V to } 2.7 \mbox{V} & \pm 18 \mbox{ mA} \\ \mbox{V}_{CC} = 1.65 \mbox{V to } 2.3 \mbox{V} & \pm 6 \mbox{ mA} \\ \end{array}$

Free Air Operating Temperature (T_A) -40°C to +85°C

Minimum Input Edge Rate (Δt/ΔV)

 $V_{IN} = 0.8V$ to 2.0V, $V_{CC} = 3.0V$ 10 ns/V

Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3: I_O Absolute Maximum Rating must be observed.

Note 4: Floating or unused inputs must be held HIGH or LOW.

DC Electrical Characteristics (2.7V < V_{CC} \le 3.6V)

Symbol	Parameter	Conditions	v _{cc}	Min	Max	Units
V _{IH}	HIGH Level Input Voltage		2.7 – 3.6	2.0		V
V _{IL}	LOW Level Input Voltage		2.7 – 3.6		0.8	V
V _{OH}	HIGH Level Output Voltage	I _{OH} = -100 μA	2.7 – 3.6	V _{CC} - 0.2		V
		I _{OH} = -12 mA	2.7	2.2		V
		I _{OH} = -18 mA	3.0	2.4		V
		I _{OH} = -24 mA	3.0	2.2		V
V _{OL}	LOW Level Output Voltage	$I_{OL} = 100 \mu\text{A}$	2.7 – 3.6		0.2	V
		I _{OL} = 12 mA	2.7		0.4	V
		I _{OL} = 18 mA	3.0		0.4	V
		I _{OL} = 24 mA	3.0		0.55	V
I	Input Leakage Current	$0 \le V_1 \le 3.6V$	2.7 – 3.6		±5.0	μΑ
l _{OZ}	3-STATE Output Leakage	0 ≤ V _O ≤ 3.6V	2.7 – 3.6		±10	
		$V_I = V_{IH}$ or V_{IL}	2.7 - 3.0		±10	μА
I _{OFF}	Power-OFF Leakage Current	$0 \le (V_I, V_O) \le 3.6V$	0		10	μΑ
I _{CC}	Quiescent Supply Current	V _I = V _{CC} or GND	2.7 – 3.6		20	μΑ
		$V_{CC} \le (V_I, V_O) \le 3.6V \text{ (Note 5)}$	2.7 – 3.6		±20	μΑ
ΔI_{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.7 – 3.6		750	μΑ

3

Note 5: Outputs disabled or 3-STATE only.

DC Electrical Characteristics (2.3V \leq V_{CC} \leq 2.7V) V _{CC} (V) Conditions Min Max Units HIGH Level Input Voltage 1.6 2.3 - 2.7LOW Level Input Voltage 2.3 – 2.7 ٧ $I_{OH} = -100~\mu A$ V HIGH Level Output Voltage 2.3 – 2.7 V_{CC} - 0.2 $I_{OH} = -6 \text{ mA}$ ٧ $I_{OH} = -12 \text{ mA}$ 2.3 $I_{OH} = -18 \text{ mA}$ LOW Level Output Voltage $I_{OL} = 100 \,\mu A$ 2.3 – 2.7 ٧ 0.2 $I_{OL} = 12 \text{ mA}$ ٧ $I_{OL} = 18 \text{ mA}$ 2.3 0.6 I_I Input Leakage Current $0 \leq V_I \leq 3.6 V$ 2.3 – 2.7 ±5.0 μΑ 3-STATE Output Leakage $0 \le V_O \le 3.6V$ I_{OZ} 2.3 - 2.7μΑ $V_I = V_{IH}$ or V_{IL} Power-OFF Leakage Current $0 \le (V_I, V_O) \le 3.6V$ 0 10 μΑ I_{OFF}

 $V_I = V_{CC}$ or GND

 $V_{CC} \le (V_I, V_O) \le 3.6V \text{ (Note 6)}$

2.3 – 2.7

2.3 – 2.7

20

±20

μΑ

μΑ

Note 6: Outputs disabled or 3-STATE only.

Quiescent Supply Current

DC Electrical Characteristics (1.65V \leq V_{CC} < 2.3V)

Symbol	Parameter	Conditions	V _{CC} (V)	Min	Max	Units
V _{IH}	HIGH Level Input Voltage		1.65 - 2.3	$0.65 \times V_{CC}$		V
V _{IL}	LOW Level Input Voltage		1.65 - 2.3		$0.35 \times V_{CC}$	V
V _{OH}	HIGH Level Output Voltage	$I_{OH} = -100 \mu\text{A}$	1.65 - 2.3	V _{CC} - 0.2		V
		I _{OH} = -6 mA	1.65	1.25		V
V _{OL}	LOW Level Output Voltage	$I_{OL} = 100 \mu\text{A}$	1.65 - 2.3		0.2	V
		I _{OL} = 6 mA	1.65		0.3	V
I _I	Input Leakage Current	$0 \le V_I \le 3.6V$	1.65 - 2.3		±5.0	μΑ
I _{OZ}	3-STATE Output Leakage	0 ≤ V _O ≤ 3.6V	1.65 - 2.3		±10	μА
		$V_I = V_{IH}$ or V_{IL}	1.00 - 2.0		±10	μΑ
I _{OFF}	Power-OFF Leakage Current	$0 \le (V_I, V_O) \le 3.6V$	0		10	μΑ
I _{CC}	Quiescent Supply Current	$V_I = V_{CC}$ or GND	1.65 - 2.3		20	μΑ
		V _{CC} ≤ (V _I , V _O) ≤ 3.6V (Note 7)	1.65 - 2.3		±20	μΑ

Note 7: Outputs disabled or 3-STATE only.

AC Electrical Characteristics (Note 8)

			$T_A = -40$ °C to $+85$ °C, $C_L = 30$ pF, $R_L = 500\Omega$					
Symbol	Parameter	V _{CC} = 3.	$V_{CC} = 3.3V \pm 0.3V$		$V_{CC}=2.5V\pm0.2V$		$V_{CC}=1.8V\pm0.15V$	
		Min	Max	Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	250		200		100		MHz
t _{PHL} , t _{PLH}	Prop Delay CP to O _n	0.8	3.0	1.0	3.9	1.5	7.8	ns
t _{PZL} , t _{PZH}	Output Enable Time	0.8	3.5	1.0	4.6	1.5	9.2	ns
t _{PLZ} , t _{PHZ}	Output Disable Time	0.8	3.5	1.0	3.8	1.5	6.8	ns
t _S	Setup Time	1.5		1.5		2.5		ns
t _H	Hold Time	1.0		1.0		1.0		ns
t _W	Pulse Width	1.5		1.5		4.0		ns
toshl	Output to Output Skew		0.5		0.5		0.75	ns
toslh	(Note 9)		0.5		0.5		0.75	115

Note 8: For $C_L = 50_p$ F, add approximately 300 ps to the AC maximum specification.

Note 9: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).

Dynamic Switching Characteristics


Symbol	Parameter	Conditions	v _{cc}	$T_A = +25^{\circ}C$	Units
	Faranietei	Conditions	(V)	Typical	Units
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	0.25	
			2.5	0.6	V
			3.3	0.8	
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	-0.25	
			2.5	-0.6	V
			3.3	-0.8	
V _{OHV}	Quiet Output Dynamic Valley V _{OH}	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	1.5	
			2.5	1.9	V
İ			3.3	2.2	

Capacitance

Symbol	Parameter	Conditions	T _A = +25°C	Units
C _{IN}	Input Capacitance	V_{CC} = 1.8V, 2.5V or 3.3V, V_I = 0V or V_{CC}	6	pF
C _{OUT}	Output Capacitance	$V_I = 0V \text{ or } V_{CC}, V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	7	pF
C _{PD}	Power Dissipation Capacitance	$V_{I} = 0V \text{ or } V_{CC}, f = 10 \text{ MHz},$ $V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	20	pF

AC Loading and Waveforms - OPEN $t_{\rm PLH}\,,\,t_{\rm PHL}$ 500Ω - GND $t_{\mathsf{PZH}},\,t_{\mathsf{PHZ}}$ SIGNAL C 6.0V or V_{CC} * 2 t_{PZL} , t_{PLZ} 500Ω TEST SWITCH Open t_{PLH}, t_{PHL} 6V at V_{CC} = 3.3 \pm 0.3V; V_{CC} x 2 at V_{CC} = 2.5 \pm 0.2V; 1.8V \pm 0.15V t_{PZL}, t_{PLZ} t_{PZH}, t_{PHZ} GND FIGURE 1. AC Test Circuit $v_{\rm cc}$ v_{cc} CONTROL v_{OH} DATA DATA OUT OUT FIGURE 3. 3-STATE Output High Enable and FIGURE 2. Waveform for Inverting and Disable Times for Low Voltage Logic **Non-Inverting Functions** OUTPUT GND t_{PZL}] FIGURE 4. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic DATA IN ${\rm v}_{\rm cc}$ CONTROL IN GND v_{cc} CONTROL INPUT CLOCK MR OR OUTPUT FIGURE 6. Setup Time, Hold Time and FIGURE 5. Propagation Delay, Pulse Width and Recovery Time for Low Voltage Logic t_{rec} Waveforms

Symbol	V _{CC}						
Symbol	3.3V ± 0.3V	2.5V ± 0.2V	1.8V ± 0.15V				
V _{mi}	1.5V	V _{CC} /2	V _{CC} /2				
V _{mo}	1.5V	V _{CC} /2	V _{CC} /2				
V _X	V _{OL} +0.3V	V _{OL} +0.15V	V _{OL} +0.15V				
V _Y	V _{OH} −0.3V	V _{OH} -0.15V	V _{OH} -0.15V				



48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Body Width Package Number MTD48

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com